## User's Guide

Publication number E8043-97004

© Copyright Agilent Technologies, Inc. 2000-2002

All Rights Reserved

For Safety information, Warranties, and Regulatory information, see the pages behind the index.


E8042B Analysis Probe System for the Intel<sup>®</sup> Xeon<sup>™</sup> Processor in the 603-Pin Package Using a Lever-Actuated Socket

## Agilent Analysis Probe for the Intel® Xeon<sup>™</sup> Processor in the 603-Pin Package—At a Glance

The Agilent E8042B analysis probe system provides a complete interface for state analysis between Intel® Xeon<sup>™</sup> processors and Agilent logic analyzers. The E8042A system is only for use with system boards that utilize a tool-actuated socket. The E8042B system is for use with system boards that utilize a lever-actuated socket.

The system consists of several components: an interposer, an analysis probe, and software for the logic analysis system.

The analysis probe and interposer provide the physical connection between the target microprocessor and the logic analyzer. The configuration software sets up the logic analyzer for compatibility with the analysis probe. The analysis probe must be used with Agilent 16715/16/17/18/19A, 16740/41/42A, or 16750/51/52A logic analyzer modules in an Agilent 16700-series logic analysis system and expansion frame.



## In This Book

This book documents the following products:

| Product ordered | Includes                                                                                                                                       |
|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| E8042B          | E8034B analysis probe, E8043B lever-actuated<br>interposer, software, and accessories for the<br>Intel® Xeon™processor in the 603-pin package. |

## Additional Information Sources

Additional or updated information can be found in the following places:

Newer editions of this manual may be available. Contact your local Agilent representative.

The **measurement examples** include valuable tips for making analysis measurements. You can find the measurement examples under the system help in your 16700-series logic analysis system.

At a Glance 2 In This Book 3 Additional Information Sources 3

#### Part 1 Installation Guide 11

Overview of Installation and Setup 12

### **1** Equipment and Requirements 13

Equipment Supplied 14 Additional equipment and software required 16

## **2** Preparing the Target System 17

Mechanical Requirements 18 Keep-Out Area On the Target Board 18 Interposer Dimensions 18 Clearance above the Target Board 19 Heatsink Requirements 19 Bench Space for the Analysis Probe 20

Target System Electrical Requirements21Unsupported positions21

## **3** Setting Up the Logic Analysis System 23

Power-ON/Power-OFF Sequence24To power-ON24To power-OFF24To cycle power on the target system24Installing Logic Analyzer Modules25Installing Software26To install software from floppy disk27

## 4 Probing the Target System 29

Overview 30 Step 1: Remove the heatsink and processor from the target system 32 Step 2: Prepare the socket 33 Step 3: Install the interposer on the target system 34 Step 4: Install the processor on the interposer 37 Step 5: Re-install the heatsink 38 Step 6: Connect the analysis probe to the logic analyzer 39 Uninstalling the analysis probe 40

To straighten bent pins 41 If a pin on the interposer breaks 41

#### Part 2Using the Logic Analyzer43

### **5** Configuring the Logic Analysis System 45

Loading Configuration Files 46 To load configuration files 46 To create your own configuration files 47 To load an inverse assembler 48

Setting Merge Tool Preferences 49

Loading Symbol Information 51 To view predefined symbols 51 To load object file symbols 52 To access the Symbol Selector dialog: 52 To compensate for relocated code 54

Setting Up Labels for Groups of Signals 55 Predefined Label Descriptions 55 To define additional labels 55

Configuring Signal Thresholds 56

#### 6 Capturing Execution 57

Setting Up Logic Analyzer Triggers 59 To set up logic analyzer triggers 60 Choosing Which States to Store 62 Where to view qualified data 62

cqual bits 62 To configure storage qualification to store different kinds of states 63 To set the Store Qualifier switch on the analysis probe 64 To enable storage qualification 65 To disable storage qualification 65

Triggering on a Transaction Type67Triggering on address and transaction type67Triggering on data and transaction type67

Capturing Data When the Processor Hangs 68

### 7 Displaying Captured States 69

Understanding the workspace 70 Data labels 71 To display the captured data 72 To display symbols 73

Displaying Signals as Waveforms 74 To display timing information 74 To display a waveform with the correct polarity 75

Filtering Information in the Listing 76

Using Other Tools to Process and Display Your Data 77 Useful tools 77

## 8 Troubleshooting the Analysis Probe 79

Troubleshooting the Analysis Probe 80

Logic Analyzer Problems 81

Intermittent data errors 81 Unwanted triggers 82 No activity on activity indicators 82 No trace list display 82 Analysis Probe Problems 83 Target system will not boot up 83 Erratic trace measurements 84 Capacitive loading 84 Data bus is missing 85 Intermodule Measurement Problems 86 An event wasn't captured by one of the modules 86 Analysis Probe Messages 87 87 "Measurement Initialization Error" "No Configuration File Loaded" 87 "Selected File is Incompatible" 87 "Slow or Missing Clock" 88 "Waiting for Trigger" 88

Part 3 Reference 89

## 9 Hardware Reference 91

Analysis probe—operating characteristics 92

Signal-to-connector mapping 94 Data signals 96 Address Signals 105 Control Signals 108

## 10 General-Purpose ASCII (GPA) Symbol File Format 111

General-Purpose ASCII (GPA) Symbol File Format 112 GPA Record Format Summary 114 SECTIONS 116 FUNCTIONS 117 VARIABLES 118 SOURCE LINES 119 START ADDRESS 120 Comments 120

### Part 4 Service Guide 121

Replacing the Interposer122To connect the analysis probe to the interposer122

To return a part to Agilent Technologies for service 125

To get replacement parts 126

To clean the instrument 127

Glossary 129

Index 131

# Part $\overline{1}$

Installation Guide

## Overview of Installation and Setup

Follow these general steps to connect your equipment.

Be sure to read all of the installation instructions, with special attention to the precautions required to prevent equipment damage. Note that this manual also contains instructions for disconnecting the equipment.

- 1 Check that you received all of the necessary equipment. See "Equipment and Requirements" on page 13.
- **2** Prepare the target system and the space around the target system. See "Preparing the Target System" on page 17.
- **3** Install logic analyzer modules in your logic analysis system, if necessary. See "Installing Logic Analyzer Modules" on page 25.
- **4** Make the physical connections to probe the target system. This includes installing the interposer between the microprocessor and the socket on the target system, and connecting the cables from the logic analyzer to the analysis probe. See the "Probing the Target System" chapter.
- **5** Turn on the logic analysis system.
- 6 Install the software. See "Installing Software" on page 26.
- 7 Turn on the analysis probe, then the target system. See "Power-ON/ Power-OFF Sequence" on page 24.
- 8 Load a configuration file. See "Loading Configuration Files" on page 46.
- **9** Begin making measurements.

## **Equipment and Requirements**

1

This chapter lists the equipment which is included with your analysis probe, and the additional equipment you need to make measurements.

## **Equipment Supplied**


This section lists equipment supplied with the analysis probe and equipment requirements for using the analysis probe.

The equipment supplied with the analysis probe is listed below:

- E8034B analysis probe.
- Analysis probe cables, attached to the analysis probe.
- E8043B interposer.
- Pin protector. Leave this pin protector in place until you plug the interposer into the target system.
- Retention module adapters and spring clips to support the heatsink when the interposer is in place.
- Spacer clips to secure the analysis probe cables to the interposers.
- Logic analyzer configuration files, and merge tool software on floppy disk.
- This User's Guide.
- Power cord for the analysis probe.

If the cord you received is not appropriate for your electrical power outlet type, contact your Agilent Technologies sales and service office. Use only the power cord supplied with the analysis probe.

See Also See "To get replacement parts" on page 126 for a list part numbers.



#### Additional equipment and software required

In addition to the items supplied with the analysis probe, you need all of the following items:

- An Agilent 16700-series logic analysis system. You may need to upgrade the operating system (see page 26) so that it has the same version number as the configuration files.
- An Agilent expander frame.
- At least eight Agilent 16715/16/17/18/19A, 16740/41/42A, or 16750/51/52A logic analyzer modules.

 $\mathbf{2}$ 

## Preparing the Target System

This chapter describes the factors you need to consider when designing and preparing the target system for logic analysis with the analysis probe.


## Mechanical Requirements

## **Keep-Out Area On the Target Board**

The interposer extends slightly beyond the area normally occupied by the microprocessor. It is important to keep components from interfering with the interposer in this restricted area.

## **Interposer Dimensions**

The following illustration shows the approximate dimensions of the interposer. Design changes may result in slight variations from these dimensions.



## Socket

The top of the socket must be flat. If the socket on your target system has ridges, they need to be removed (see page 33).

The E8043B interposer is for use with lever-actuated sockets. If your target system has a tool-actuated socket, use the E8043A interposer.

## **Clearance above the Target Board**

Be careful to allow adequate space above the target board for the analysis probe, and for egress of the analysis probe cables.

The height of the paddles on the end of the interposer wings above the socket on the target system is 3 inches.

Allow enough room so that the interposer will not be twisted, pulled, or kinked during installation or use. See page 31 for a list of precautions to protect the interposer.

## **Heatsink Requirements**

The interposer is shipped with retention module adapters and modified heatsink spring clips which are designed to work specifically with the Intelrecommended heatsink.


If you use a heatsink of your own design, pay close attention to the keep-out area requirements on the previous page.

### **Bench Space for the Analysis Probe**

Take care to allow space for the analysis probe be placed near the target system and the logic analysis system. You will also need plenty of space behind the analysis probe for the logic analysis system and expander frame.

Allow at least 5 cm clearance on both sides of the analysis probe for proper cooling.

**CAUTION:** Do not block the airflow holes on the sides of the analysis probe box. Blocked airflow may cause overheating and equipment damage



## **Target System Electrical Requirements**

#### **Unsupported positions**

In a multiprocessor system, the analysis probe must be used in the end position farthest away from the chip set. Due to electrical requirements, the analysis probe cannot be used in the middle positions.

See Also Chapter 9, "Hardware Reference," beginning on page 91.

Preparing the Target System
Target System Electrical Requirements

3

## Setting Up the Logic Analysis System

This chapter shows you how to power on the logic analysis system, how to set up the logic analyzer modules, and how to install the software.

## Power-ON/Power-OFF Sequence

Listed below are the sequences for powering on and off a fully connected system. Simply stated, your target system is always the last to be powered on, and the first to be powered off.

Use only the power cord supplied with the analysis probe.

### To power-ON

Ensure the target system is powered off.

- 1 Turn on the logic analysis system.
- **2** Turn on the analysis probe.
- **3** When the logic analyzer is connected to the target system, and everything is configured, turn on your target system.

#### To power-OFF

Turn off power to your system in the following order:

- 1 Turn off your target system.
- **2** Turn off the analysis probe.
- **3** Turn off your logic analysis system.

#### To cycle power on the target system

• Cycle power on the target system only. You do not need to turn off the analysis probe or logic analysis system.

Yes

## Installing Logic Analyzer Modules

You should install logic analyzer, oscilloscope, or pattern generator modules in your logic analysis system before you begin make connections or configure the logic analysis system.

Three logic analyzer cards in the main logic analysis system frame must be connected together as one machine. These cards must be placed in the lower three slots in the frame, with the master card in slot D.

Five cards in the expander frame must be connected together as one machine. Connect the cards so that the master card is in slot H.

All of the cards in a machine should be of the same type.

Here are examples of valid and invalid configurations:

| Main Frame   | Expander Frame |
|--------------|----------------|
| Oscilloscope | 16717A         |
| 16715A       | 16717A         |
| 16740A       | 16717A         |
| 16740A       | 16717A         |
| 16740A       | 16717A         |

| Main Frame | <b>Expander Frame</b> |    |
|------------|-----------------------|----|
|            | 16740A                |    |
| 16740A     | 16717A                | No |
| 16740A     | 16717A                |    |
| 16740A     | 16717A                |    |
|            | 16717A                |    |

#### See Also


Refer to the Agilent 16700-series logic analysis system's Installation Guide.

## Installing Software

This chapter explains how to install the software you will need for your analysis probe.

#### Installing and loading

Installing the software will copy the files to the hard disk of your logic analysis system. Later, you will need to load some of the files into the logic analyzer module.



#### What needs to be installed

Install the software from the following floppy disks:

- 1 Logic analysis system operating system patches, if applicable.
- **2** Merge tool.
- **3** Logic analysis system configuration files.

Install the disks in the order listed above.

The version number of the operating system must match the version number of the configuration files.

The logic analysis system will end the current session after installing the patch and again after installing the merge tool.

#### To install software from floppy disk

Installing a processor support package will take just a few minutes.

- **1** Insert the first disk in the drive.
- 2 Select the System Admin icon.
- **3** Select the Software Install tab.
- 4 Select Install....

Change the media type to "Floppy Disk" if necessary.

- 5 Select Apply.
- 6 Select the software package.

Since you are installing from a floppy disk, only one package will be listed.

7 Select Install.

The Continue dialog box will appear.

8 Select Continue.

The dialog box will display "Progress: completed successfully" when the installation is complete.

**9** If required, the system will automatically reboot. Otherwise, close the software installation windows.

The configuration files are stored in /logic/configs/hp/processor.

The inverse assemblers are stored in /logic/ia.

**See Also** The on-line help for more information on installing, licensing, and removing software.

Setting Up the Logic Analysis System Installing Software

4

## Probing the Target System

This chapter shows you how to connect the logic analyzer to the target system through the analysis probe.

T his chapter explains how to connect the Agilent E8034B analysis probe to the target system.

### **Overview**

Connecting the analysis probe to the target system consists of the following steps:

- Step 1: Remove the heatsink and processor from the target system (page 32).
- Step 2: Prepare the socket (page 33).
- Step 3: Install the interposer on the target system (page 34).
- Step 4: Install the processor on the interposer (page 37).
- Step 5: Re-install the heatsink (page 38).
- Step 6: Connect the analysis probe to the logic analyzer (page 39).

# **CAUTION:** To prevent equipment damage, remove power from the target system and analysis probe before making attachments.

Here is a summary of precautions to take to avoid damaging the interposer:

DO minimize the removal of the analysis probe cables, once they are connected to the interposer.

DO minimize the removal of the interposer, once it is connected to the microprocessor and target system.

D0 exercise patience and care when working with the interposer.

DO use ESD precautions.

DO remove power from the target system and analysis probe before making attachments.

DO protect the pins from damage by covering them with the pin protector when the interposer is not in use.

DO NOT remove the protective tape from the interposer "wing."

DO NOT insert any kind of tool between the interposer and the microprocessor, except as described in this manual.

DO NOT kink the analysis probe cables.

DO NOT pull on or twist the "wings" of the interposer.

DO NOT use the E8043B interposer in a tool-actuated socket. (The E8043B leveractuated interposer has a hole in the flexible "wing" similar to the E8043A toolactuated interposer, but the E8043B is not designed for use with tool-actuated sockets.)

#### CAUTION:


Use ESD precautions. Electrostatic discharge (ESD) can damage the interposer, as well as the target system. Use grounded wrist straps and mats when you handle the interposer, the processor, or the target system.

|          | Step 1: Remove the heatsink and processor<br>from the target system                                                                                                                                                                  |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CAUTION: | Remove all power from the target system. To prevent equipment damage, physically disconnect all power sources from the target system before removing or installing any components.                                                   |
| 1        | Unplug the power cable from the heatsink.                                                                                                                                                                                            |
| 2        | Remove the heatsink spring clips.                                                                                                                                                                                                    |
|          | Keep the spring clips in a safe place. You will need them to reinstall the microprocessor without the analysis probe. You may want to label the clips, so they won't get mixed up with the clips which come with the analysis probe. |
| 3        | Gently twist the heatsink to break the bond of the thermal grease, then lift the heatsink from the processor.                                                                                                                        |
| 4        | Open the socket and remove the processor from the socket on the target system.                                                                                                                                                       |

#### Step 2: Prepare the socket

1 Remove protrusions from the socket.

The socket on the target system probably has protrusions such as ridges or posts at the edge. Carefully use a pair of snips or cutters to remove the protrusions, so that the interposer can rest completely flat against the socket.



**2** Check that the socket on the target system is still open. If necessary, lift the lever of the ZIF socket on the target system.




|          | Step 3: Install the interposer on the target system                                                                                                                                       |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CAUTION: | Do not kink the analysis probe cables. Kinking the analysis probe cables will<br>change the calibration, and the analysis probe will have to be returned for<br>repair and recalibration. |
| CAUTION: | Be very careful when handling the interposer. Do not bend the pins on the interposer. Bent pins on the interposer can damage the socket on your target system.                            |


Review the precautions on page 31 before handling the interposer. Broken pins cannot be repaired.

**1** Remove the pin protector from the bottom of the interposer.

Keep the pin protector. You will need it to prevent damage to the interposer whenever the interposer is not plugged into the target system.



2 Check that all of the pins on the interposer are straight.



**3** Bend the flexible "wings" of the interposer upward, then align the interposer over the socket on the target system.

The socket on the interposer is rotated 180° relative to the socket on the target system. This is done so that the target socket's lever will not interfere with the installation of the interposer. The interposer can only be inserted one way—look for "missing" pins at the corners of the socket.

Grasp the "wing" of the interposer so that it does not press or rub against the lever of the socket.

The tape on the interposer wing provides some protection, but it is best if the interposer never touches the lever of the socket.

- **4** Gently wiggle the assembly until you feel the pins fall into the holes of the socket.
- **5** With one hand, gently hold the "wing" of the interposer so that it does not rub against the lever of the socket and apply light downward pressure on the interposer.



- **6** Visually check that the bottom of the interposer is flush with the top of the socket on the target system.
- 7 With the other hand, close the lever of the socket.



### Step 4: Install the processor on the interposer

**1** Open the socket on the interposer.




**2** Align the processor over the socket on the interposer.



### CAUTION

The processor should be oriented the same way that it was originally oriented on the target system. Note that the orientation of the processor with respect to the lever on the socket is opposite from the target system. The socket is keyed, so the processor will only go in the right way.

- **3** Gently wiggle the assembly until you feel the pins fall into the holes. Visually check that the bottom of the processor module is flush with the top of the socket on the interposer.
- 4 Apply light downward pressure on the processor while you close the interposer socket.




# Step 6: Connect the analysis probe to the logic analyzer

1 Connect the analysis probe cables to the interposer.


Refer to the silkscreened labels on the interposer and on the cable paddles.

Install the supplied spacer clips to keep the paddles on the end of the analysis probe cables from pulling apart.



**2** Connect the analysis probe to the logic analyzer.

Connect the pod cables to the connectors on the analysis probe as shown on the back of the analysis probe.




|          | Uninstalling the analysis probe                                                                                                                                                                                    |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CAUTION: | To maximize the life of the interposer and socket, minimize uninstalling and reinstalling the interposer.                                                                                                          |
| CAUTION: | Leave the analysis probe cables attached to the interposer.                                                                                                                                                        |
| CAUTION: | Use ESD precautions. Electrostatic discharge (ESD) can damage the interposer, as well as the target system. Use grounded wrist straps and mats when you handle the interposer.                                     |
| CAUTION: | Be very careful when handling the interposer. Do not bend the pins on the interposer. Avoid pulling on the "wings" of the interposer. Do not insert any kind of tool between the interposer and the target system. |
|          | 1 Remove power from the target system and from the analysis probe.                                                                                                                                                 |
|          | You may leave the logic analysis system turned on.                                                                                                                                                                 |
|          | <b>2</b> Remove the spring clips and heatsink.                                                                                                                                                                     |
|          | <b>3</b> Remove the processor from the interposer.                                                                                                                                                                 |
|          | <b>4</b> Remove the interposer from the target system.                                                                                                                                                             |
|          | <b>5</b> Install the pin protector on the bottom of the interposer.                                                                                                                                                |
|          | 6 Re-install the processor and interposer on the target system.                                                                                                                                                    |

## To straighten bent pins

When handling or installing the processor or the interposer, care must be taken not to bend pins. Here is a practical suggestion for straightening bent pins:

- 1 Find a 0.5mm mechanical pencil.
- 2 Remove the lead from the tip of the pencil.
- **3** Place the tip of the pencil over the bent pin and bend it to the correct angle.



### If a pin on the interposer breaks

#### Broken pins cannot be repaired.

If only one pin (or a few pins) on the interposer is broken, check whether the pin carries a signal which you need to capture. If the pin is a ground or power pin, measurements should not be affected.

To find out whether the broken pin is an "important" one, consult your pinout documentation for the processor.

Probing the Target System **To straighten bent pins** 

# Part 2

Using the Logic Analyzer

# 5

# Configuring the Logic Analysis System

This chapter shows you how to load configuration files, which set up the logic analysis system for your microprocessor, and how to further configure the software before you begin making measurements.

# Loading Configuration Files

You configure the logic analyzer by loading a configuration file. The information in the configuration file includes:

• Label names and channel assignments for the logic analyzer.

There is only one configuration file.

### To load configuration files

1 Click on the File Manager icon. Use File Manager to ensure that the subdirectory /logic/configs/hp/ exists.

If the above directory does not exist, see "To install software from floppy disk" on page 27.

2 Using File Manager, select the configuration file from the /logic/configs/hp/ directory, then click Load.

The logic analyzer is configured for Xeon<sup>™</sup> analysis by loading the appropriate configuration file. Loading configuration files also automatically sets up the workspace.

The version number of the configuration file must match the version number of the logic analysis system's operating system.

3 Close File Manager.

### To create your own configuration files

If you create and save your own configurations, start with a copy the supplied configuration file and delete the labels you don't need, rather than building a configuration from scratch.

There are some characteristics of the supplied configuration file that you should be aware of:

- The data bus is split between two labels. This is necessary because the logic analyzer allows only 32 bits to be assigned to a label.
- To save a configuration, be sure to save the whole workspace, not just the logic analyzer configuration. This is necessary because the measurement setup spans several parts of the workspace, including several logic analyzer "machines" and the merge tool.

Do not delete or rename any of the following labels. They are required by the Merge tool:

- D63\_32\_P1
- D31\_00\_P1
- D63\_32\_P2
- D31\_00\_P2
- D63\_32\_P3
- D31\_00\_P3
- D63\_32\_P4
- D31\_00\_P4
- STAT\_2
- DB\_P1
- DB\_P2
- DB\_P3
- DB\_P4
- GC
- GC\_ADDR
- DRDY#
- DB\_IDLE

# **See Also** See the online help for general information on modifying, saving, and loading configuration files.

### To load an inverse assembler

Disassembly for the Intel® Xeon<sup>M</sup> processor in the 603-pin package can be provided through American Arium and connection to the WinDb debugger. See the debugger documentation for more information.

Contact American Arium at:

American Arium 14811 Myford Road Tustin, CA 92780

877-508-3970 714-731-1661

www.arium.com

### Setting Merge Tool Preferences

The default settings work well in most situations. If you need to make changes:

- **1** Make sure the appropriate configuration file has been loaded.
- 2 Open the Workspace window.
- **3** Select the Merge tool.

| cos-lab-182: MergeTool<1>           |                 |
|-------------------------------------|-----------------|
| File Window View                    |                 |
|                                     |                 |
| ♦ Disable Tool ♦ Enable Tool        | ool Information |
| Add inverted data labels? (yes/no): | yes             |
| Merge mode (auto/time):             | <b>žauto</b>    |
| Name of Addr/Cntrl dataset :        | [Addr/Cntrl     |
| Name of Data dataset :              | Data            |
|                                     |                 |
|                                     | P               |
|                                     |                 |
|                                     | K               |
| Execute                             | Close           |

**4** Set the preferences as follows:

**Add inverted data labels?** Enter <u>yes</u> (the default) if you want the Merge tool to output additional data labels which are inverted as needed to show the logical data values.

Enter <u>no</u> if you you do not want the inverted data labels (that is, if you *only* want to see data with the polarity as found on the front side bus).

**Merge mode.** Enter <u>auto</u> (the default) if you want the merge tool to automatically switch to merging by state when the traces from both machines end at state 0. Otherwise, the tool will merge by time. See "Capturing Data When the Processor Hangs" on page 68.

Enter <u>time</u> if you need to set an "end" trigger which may cause both listings to end with state 0. (This is rarely necessary...even with the trigger set to "end", most traces run a few states past 0.)

# Configuring the Logic Analysis System **Setting Merge Tool Preferences**

**Dataset names.** By default, the Merge tool expects to get its input from machines named "Addr/Cntrl" and "Data". (See page 70 for a diagram.) If you renamed the machines in the workspace, you must enter the new names here.

To see the names of the machines currently being used by the Merge tool, select the  $\ensuremath{\mathsf{View}}$  menu.

| 🗖 cos-lab-18     | 32: MergeTool<1>           |       |        |         | _ 🗆 × |
|------------------|----------------------------|-------|--------|---------|-------|
| File Window View |                            |       |        |         |       |
| 😂 📐              | 📕 View DataGroup - MergeTo | ol<1> |        | ×       |       |
|                  | Labels                     | Width | Length | Type    |       |
| ♦ Disabl         | 😑 Input DataGroup          |       |        |         |       |
| Add inv          | 🗄 🚊 Addr/Cntrl             |       | 0      | dataset |       |
| Haa Im           | 🖶 💼 Addr/Cntrl_TZ          |       | 0      | dataset | _     |
| Merge r          | 🗄 🚊 Data                   |       | 0      | dataset |       |
| _                | 🗄 💼 Data_TZ                |       | 0      | dataset |       |
| Name of          |                            |       |        |         |       |
| Name of          |                            |       |        |         |       |
|                  | ×                          |       |        |         |       |
| Close            |                            |       |        |         |       |
|                  |                            |       |        |         |       |

## Loading Symbol Information

Symbols are more easily recognized than hexadecimal address values in logic analyzer trace displays, and they are easier to remember when setting up triggers.

Agilent logic analyzers let you assign user-defined symbol names to particular label values.

Also, you can download symbols from certain object file formats into Agilent logic analyzers.

### To view predefined symbols

User-defined symbols are symbols you create in the logic analyzer by assigning symbol names to label values. Typically, you assign symbol names to address label values, but you can define symbols for data, status, or other label values as well.

User-defined symbols are saved with logic analyzer configurations. The supplied logic analyzer configuration files contain predefined symbols for logic analyzer labels.

To display the predefined symbols:

- 1 Open the logic analyzer's Setup window.
- 2 Select the Symbols tab.
- **3** Select the User Defined Symbols tab.
- 4 Choose a label name from the "Label" list.

The logic analyzer will display the symbols associated with the label.

### To load object file symbols

The most common way to load program symbols into the logic analyzer is from an object file that is created when the program is compiled. The object file containing symbolic debug information must be in a format the logic analyzer understands.

If your compiler generates object files in a format that the logic analyzer doesn't understand, you can use a General-Purpose ASCII (GPA) symbol file (see "General-Purpose ASCII (GPA) Symbol File Format" on page 111).

To load symbols in the Agilent 16700-series logic analysis system:

- 1 Open the logic analyzer module's Setup window.
- 2 Click the Symbol tab.
- **3** Click the Object File tab.

Make sure the label is ADDR.

From this dialog you can select object files and load their symbol information.

When you load object file symbols into a logic analyzer, a database of symbol/ line number to address assignments is generated from the object file.

### To access the Symbol Selector dialog:

The Symbol Selector dialog allows you to view the database so you can find a symbol to use in place of a hexadecimal value when defining trigger patterns, trigger ranges, and so on.

The Symbol Selector dialog may be accessed in various ways. One way to access the Symbol Selector dialog is from the Search tab in the Listing display.

- 1 Under the Search tab in the Listing display, click Advanced Searching.
- 2 In the Goto Pattern dialog, click Define.
- **3** In the Search Pattern dialog, select the Symbols numeric base.
- **4** Select Pattern, Range, Not Pattern, or Not Range.
- **5** Click the field to the right of the Pattern/Range selection button.

| -               | Symbol Sele       | ector – ADDR  |           |
|-----------------|-------------------|---------------|-----------|
| Search Patt     | ern: į×           | Rec           | all       |
| Find Symbo      | ls of Type        |               |           |
| Function        | <br>■ Variable    | ■ Label       |           |
|                 |                   |               |           |
| Source F        | iles 📕 User Defin | ed            |           |
|                 |                   |               |           |
| Matching Symbol | ls                | 20 Symbo      | ols Found |
|                 |                   |               |           |
| ascii           | Variable          | 400BE8-400BF3 |           |
| blank           | Variable          | 4008AC-4008B3 | pane      |
| display         | Function          | 400070-400119 | pane      |
| display_last    | Function          | 40011A-400129 | pane      |
| display_n       | Function          | 40012A-400153 | pane      |
| display_str     | Function          | 400154-400195 | pane      |
| font            | Variable          | 4006AC-4008AB | -         |
| head            | Variable          | 4006A8-4006AB |           |
| item0           | Variable          | 400690-4006A7 |           |
| item1           | Variable          | 400678-40068F |           |
| item2           | Variable          | 400660-400677 |           |
|                 |                   |               |           |
| Offset By       |                   |               |           |
|                 | Align to          |               |           |
| 0x 00000000     | 1 Byte - H        | Beginning 🖃   |           |
|                 |                   |               |           |
| ΠΚ              | Cano              | el   Help     | 1         |

6 In the Symbol Selector dialog that appears, select the symbol you want to use.

### To compensate for relocated code

When code segments are relocated, or when memory management units produce fixed code offsets, you can compensate by using the address offset field in the Symbol Selector dialog.

| Offset By   | Align to |             |
|-------------|----------|-------------|
| 0× 00000000 | 1 Byte - | Beginning — |

Entering the appropriate address offset will cause the logic analyzer to reference the correct symbol information for the relocatable or offset code.

## Setting Up Labels for Groups of Signals

### **Predefined Label Descriptions**

The logic analyzer configuration file automatically sets up labels for most microprocessor signals.

Labels which correspond to processor signals are displayed in upper case.

Labels which for signals which are generated by the analysis probe are generally displayed in lower case.

Some of the generated signals include:

#### **DB\_IDLE**

Also called databusidle. This signal is used by the Merge tool.

#### GC signals

Internal use by the logic analysis software only.

See Also For a list of all of the signals, see "Signal-to-connector mapping" on page 94.

### To define additional labels

- 1 Open the Setup window.
- **2** Click the Format tab.
- 3 Click a label and select Insert before... or Insert after....
- **4** Click the signals under the appropriate pod, then select which bits to include in the label.

# **Configuring Signal Thresholds**

#### Do not change the signal thresholds or set-up and hold times.

Remember that the logic analyzer is connected to the analysis probe. Changing these parameters will only disrupt the communication between the analysis probe and the logic analyzer—it will not affect how the analysis probe acquires signals from the processor.

# 6

# **Capturing Execution**

This chapter shows you how to set up logic analyzer triggers to capture just the data you want.

#### **Capturing Execution**

The normal steps in using the logic analyzer are:

- 1. Configure the logic analyzer.
- 2. Format labels for the logic analyzer channels (that is, mapping logic analyzer channels to target system signal names).
- 3. Load symbols from the program's object file.
- 4. Set up the trigger, and run the measurement.
- 5. Display the captured data.

The logic analyzer is configured, and labels are created (formatted) for the logic analysis channels when configuration files are loaded (see "Loading Configuration Files" on page 46).

You can load program object file symbols into the logic analyzer when configuring it (see "Loading Configuration Files" on page 46).

This chapter describes setting up logic analyzer triggers. See Chapter 7, "Displaying Captured States," beginning on page 69 for information on displaying captured data.

# Note: The screens you see may be different from what you see in this manual, depending on the version of your logic analyzer system software.

# Setting Up Logic Analyzer Triggers

### Triggering on 64-bit data

Triggering on a 64-bit data word is not currently possible. To do this, one would have to set up the trigger to recognize each permutation of inverted and non-inverted data, which would consume all of the analyzer's triggering resources.

### Triggering on 16-bit data

Set up a trigger to recognize both the desired 16-bit value and its inverse.

#### Triggering on address or control signals

There are no unusual restrictions for triggering on address values or control signals.

### Triggering on address or control signals and 16-bit data

The address and control signals are captured by one machine (the group of cards in the main frame) and the data signals are captured by another machine (the group of cards in the expander frame). Therefore, you must cross-trigger between the two machines. This cross-triggering introduces a delay of approximately 100 ns. For general information on cross-triggering, select the Help button in the main logic analysis system window, then scroll down to "The Intermodule Window."

### To set up logic analyzer triggers


1 Open the logic analyzer's Setup window.



**2** Select the Trigger tab.

Sampling | Format | Trigger

**3** Select the trigger function that will be used in the logic analysis measurement and press the **Replace** button.



**4** Define the patterns, ranges, and other resources that will be used in the logic analysis measurement.

| Trigger Sequence             |
|------------------------------|
| 1 FIND PATTERN N TIMES       |
| Find 1 occurrence of         |
| A31-00 = 00040000 Hex        |
| then Trigger and fill memory |

**5** Run the measurement.

| File | Wind | οw           | Mo | dify |
|------|------|--------------|----|------|
|      |      | $\mathbf{r}$ |    |      |

**See Also** The Agilent 16700-series logic analysis system's on-line help for more information on setting up logic analyzer triggers.

## Choosing Which States to Store

You can increase the amount of data captured by the analyzer, and make the listing display easier to read, by using **storage qualification** to store only selected kinds of states. For example, you can configure the analyzer to not store idle states.

Storage qualification can be set up using a combination of:

- the Store Qualifier switch on the front panel of the analysis probe, and
- the default storing configuration in the logic analyzer's Setup window.

### Where to view qualified data

In the Waveform window, some states may look as if they were skipped. To see true qualified data, look at the time tag label in the Listing window.

### cqual bits

The cqual1# and cqual2# bits are used to qualify BCLK for the address and control machine. (The AND of these bits appears as the Cqual# label.)

When the analysis probe is placed in expanded mode, cqual1# and cqual2# are inactive for idle states, for multiple reset states, and for consecutive states. This results in the elimination of these states from the trace captured by the analyzer.

# To configure storage qualification to store different kinds of states


• Set the mode switch and default storing as follows:

| States to be Stored                                                                                                                                  | Store Qualifier<br>Switch | Default Storing                                                            |
|------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|----------------------------------------------------------------------------|
| Store all states                                                                                                                                     | No effect                 | Disable storage qualification                                              |
| Store all states except:<br>• Idle states                                                                                                            | Expanded                  | Enable storage<br>qualification:<br>store if cqual1# = 0<br>or cqual2# = 0 |
| Store all states except:<br>• Idle states<br>• Consecutive reset states (only the<br>first and last reset states are stored)<br>• Consecutive states | Compacted                 | Enable storage<br>qualification:<br>store if cqual1# = 0<br>or cqual2# = 0 |

You can turn the clock qualifier off and capture all bus clocks; however, you should not attempt any other storage qualification using the trigger sequence, as that might result in error messages in the listing.

# To set the Store Qualifier switch on the analysis probe

The Store Qualifier mode switch determines when the cqual bits are asserted, as shown in the preceding table.



### To enable storage qualification

The default storing configuration determines whether storage qualification is enabled or disabled.

**1** Open the Setup window.



- **2** Select the Trigger tab.
- **3** Select the Default Storing tab.
- 4 Set Store by default to Custom.
- **5** Set the storage qualification to Store if Cqual # = 0.

| Trigger Functions Settings Overvie                                       | Default Storing Status Save/Recall |
|--------------------------------------------------------------------------|------------------------------------|
| Specify what to store by default.                                        | Store if 🖃                         |
| Using store actions in a sequence<br>level overrides the "Default Storin | g". cqual = 0 Hex                  |
| Store by default Custom 😑                                                |                                    |
| At start of acquisition, On 🖃                                            |                                    |
|                                                                          | Group events                       |

### To disable storage qualification


**1** Open the Setup window.



- 2 Select the Trigger tab.
- **3** Select the Default Storing tab.

Capturing Execution Choosing Which States to Store

4 Set Store by default to Anything.



## Triggering on a Transaction Type

### Triggering on address and transaction type

To trigger on a specific address and transaction type, use the A35-32, A31-00, and TranTy labels, together with the TranTy label symbols. The symbols identify each transaction type uniquely, except for Interrupt Acknowledge and Special Transactions, which are combined into one symbol.

### Triggering on data and transaction type

There is no guaranteed method of triggering on a particular transaction type or address ANDed with a particular data value in a target system with overlapping transactions. Alignment in the Listing window is the result of post-processing and cannot be used for triggering. The analysis probe hardware captures this information on different states. A trigger specification could be defined to find a certain transaction type; however, by the time the data pattern is found, it could belong to a different transaction.

### Capturing Data When the Processor Hangs

- **1** When the processor seems to have hung during a trace measurment, select the Stop Group Run button.
- **2** The merge tool will switch to merging by state, rather than by time, when it detects that both machines have stopped at state 0.

It is possible to force the merge tool to always merge by time. See page 49.


# **Displaying Captured States**

7

This chapter shows how to display, filter, and interpret data which has been captured by the logic analysis system.

Understanding the workspace

The Workspace window shows the relationship between the parts of your



data from the 5 logic analyzer cards in the expander frame.

Raw data from analysis probe. Includes "extra" signals generated by the analysis probe for use by the merge tool software. Generally, you should not connect a display tool (Listing or Waveform window) directly to the machines.

shows states as waveforms.

### Data labels

There are three sets of data labels. Labels are limited to 32 bits, so there are 8 labels in each set: 2 labels to hold the upper and lower 32 bits for each of the 4 phases.

### "P" labels

The Data machine uses labels like D63-32\_P1. You will see these labels in the Format window of the Data machine. Normally, you will not use these labels; they are used by the Merge tool. Do not delete or rename these labels.

### "D" labels

The Merge tool always outputs labels like D63-32\_1. These labels show data exactly as it is captured by the logic analyzer on the bus.

### "DI" labels

The Merge tool also outputs inverted labels like DI63-32\_1. Chunks of data which were inverted on the bus (as indicated by the DBI bits) are re-inverted so that all of the data appears as it would internally to the processor.


If you do not want to use the "DI" labels at all, you can configure the merge tool not to generate them (page 49).

### "DBI" labels

The DBI\_4[3:0], DBI\_3[3:0], DBI\_2[3:0], and DBI\_1[3:0] bits indicate whether the a particular 16-bit chunk of data is inverted on the bus. For example, if  $DBI_3[2] = 1$ , the data in the lower 16 bits of the D63-32\_3 label is inverted on the bus.

### To display the captured data

1 In the Workspace window, connect a Listing display to the output of the Merge tool.



# **See Also** The Agilent 16700-series logic analysis system on-line help for information on using the Listing display.

#### To display symbols

• In the Listing window, select the label base and select Symbols.

| State Number | IP Addr |         | IA-64  |
|--------------|---------|---------|--------|
| Decimal      | Symbols |         | Mnemon |
|              |         | Binary  |        |
|              |         | Octal   |        |
|              |         | Hex     |        |
|              |         | Decimal |        |
|              |         | Twos    |        |
|              |         | ASCII   |        |
|              |         | Symbols |        |
|              |         | Line #s |        |

You can display a label in symbolic form, if you have defined symbols for that label. Any symbols that have been defined will be displayed in place of the captured values.

For example, if your compiler or assembler outputs a symbol file, you can display IP addresses in terms of the modules and functions in your source code.

See Also "Loading Symbol Information" on page 51

"Loading Configuration Files" on page 46.

#### **Displaying Signals as Waveforms**

#### To display timing information

The Agilent E8034B does not support asynchronous timing analysis. However, you can use the Waveform window to display the timing relationship of various signals relative to their sampling with BCLK.

To capture these waveforms:

- 1 Set the operating mode to State-per-clock with Expanded Clock Qualifier
- **2** Turn off the clock qualifier using the Master Clock field in the Format menu.
- **3** In the Workspace window, connect a Waveform tool to the output of the Merge tool, as shown on page 70.

Opening the Listing or Waveform displays from the main window will bypass the Merge tool and directly access the Data or Control/Address machine.

You can also use the Waveform display in the state analysis mode to display state timing diagrams.

#### To display a waveform with the correct polarity

There are two sets of data labels. It is important to select the appropriate labels for your needs:

- The "D" labels display each signal with the actual polarity which appears at the pins of the processor.
- The "DI" labels generated by the Merge tool re-invert the data bits as necessary so that they are all shown with the same polarity.

#### Filtering Information in the Listing

The filtering options allow you to display or hide certain types of microprocessor bus cycles.

Because the filter options do not affect the data that is stored by the logic analyzer (they only affect whether that data is displayed), they let you display the same data in different ways.

Filtering allows faster analysis in two ways:

- Unneeded information can be taken out of the display.
- Particular operations can be isolated by suppressing all other operations. For example, code reads can be shown, with all other states suppressed, allowing quick analysis of program activity.

You can also use color to distinguish between cycle types (when they are displayed). Color can be used for distinguishing between memory bank accesses or cycle types, but not both at the same time.

# Using Other Tools to Process and Display Your Data

#### **Useful tools**

Some tools in your logic analysis system which are useful for analysis of Xeon<sup>™</sup> processors include:

Chart Tool. For displaying x-y plots of various data values.

**Compare Tool.** For comparing a "golden trace" from a known-good target system to a trace from another target system.

**Distribution Tool.** For displaying an overview of activity in a bar-graph form.

**Pattern Filter.** For excluding selected data from a data stream before you view it or store it.

**System Performance Analyzer.** (Licensed separately.) For displaying the distribution of bus events in time, for visually identifying patterns of activity, and for identifying operations which consume significant system resources.

**Tool Development Kit.** (Licensed separately.) For writing programs to postprocess data in any way you like.

American Arium WinDb debugger. For inverse assembly.

Displaying Captured States Using Other Tools to Process and Display Your Data 8

### Troubleshooting the Analysis Probe

This chapter explains how to solve problems you could encounter when you use the analysis probe.

|          | Troubleshooting the Analysis Probe                                                                                                                                                                                                                                            |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | If you encounter difficulties while making measurements, use this chapter to guide you through some possible solutions. Each heading lists a problem you may encounter, along with some possible solutions.                                                                   |
|          | The information in this chapter is presented in the following sections:                                                                                                                                                                                                       |
|          | <ul><li>Logic analyzer problems</li><li>Analysis probe problems</li></ul>                                                                                                                                                                                                     |
|          | • Inverse assembler problems                                                                                                                                                                                                                                                  |
|          | <ul><li>Intermodule measurement problems</li><li>Messages</li></ul>                                                                                                                                                                                                           |
|          | If you still have difficulty using the analyzer after trying the suggestions in this chapter, please contact your local Agilent Technologies service center.                                                                                                                  |
| CAUTION: | When you are working with the analyzer, be sure to power down both the<br>analyzer and the target system before disconnecting or connecting cables,<br>probes, and analysis probes. Otherwise, you may damage circuitry in the<br>analyzer, analysis probe, or target system. |

#### Logic Analyzer Problems

This section lists general problems that you might encounter while using the logic analyzer.

#### Intermittent data errors

This problem is usually caused by poor connections, incorrect signal levels, or marginal timing.

- □ Remove and reseat all cables and probes, ensuring that there are no bent pins on the analysis probe or poor probe connections.
- □ Check that the analysis probe cables and logic analyzer cables have not been physically damaged or kinked.
- **U** Use an oscilloscope to check the signal integrity of the data lines.

Clock signals for the state analyzer must meet particular pulse shape and timing requirements. Data inputs for the analyzer must meet pulse shape and setup and hold time requirements.

**See Also** See *Capacitive Loading* in this chapter for information on other sources of intermittent data errors.

#### Unwanted triggers

Unwanted triggers can be caused by instructions that were fetched but not executed.

□ Add the prefetch queue or pipeline depth to the trigger address to avoid this problem.

The logic analyzer captures prefetches, even if they are not executed. When you are specifying a trigger condition or a storage qualification that follows an instruction that may cause branching, an unused prefetch may generate an unwanted trigger.

#### No activity on activity indicators

- □ Check for loose cables, board connections, and analysis probe connections.
- □ Check for bent or damaged pins on the analysis probe.

#### No trace list display

If there is no trace list display, it may be that your trigger specification is not correct for the data you want to capture, or that the trace memory is only partially filled.

- □ Check your trigger sequencer specification to ensure that it will capture the events of interest.
- □ Try stopping the analyzer; if the trace list is partially filled, this should display the contents of trace memory.

#### Analysis Probe Problems

This section lists problems that you might encounter when using an analysis probe. If the solutions suggested here do not correct the problem, you may have a damaged analysis probe. Contact your local Agilent Technologies Sales Office if you need further assistance.

#### Target system will not boot up

If the target system will not boot up after connecting the analysis probe, the microprocessor (if socketed) or the analysis probe may not be installed properly, or they may not be making electrical contact.

- □ Ensure that you are following the correct power-on sequence for the analysis probe and target system.
- 1 Power up the analyzer and analysis probe.
- 2 Power up the target system.

If you power up the target system before you power up the analysis probe, interface circuitry in the analysis probe may latch up and prevent proper target system operation.

- □ Verify that the microprocessor and the interposer are securely inserted into their respective sockets.
- □ Verify that the logic analyzer cables are in the proper sockets of the analysis probe and are firmly inserted.
- □ Remove any extra sockets (pin protectors) which may have been added.
- $\hfill\square$  Verify the values of the termination resistors on the target system.

#### Erratic trace measurements

- **D** Do a full reset of the target system before beginning the measurement.
- □ Ensure that your target system meets the timing requirements of the processor with the analysis probe installed.

See *Capacitive loading* in this chapter. While analysis probe loading is slight, pin protectors, extenders, and adapters may increase it to unacceptable levels. If the target system design has close timing margins, such loading may cause incorrect processor functioning and give erratic trace results.

□ Ensure that you have sufficient cooling for the microprocessor.

Ensure that you have ambient temperature conditions and airflow that meet or exceed the requirements of the microprocessor manufacturer.

#### Capacitive loading

Excessive capacitive loading can degrade signals, resulting in incorrect capture by the analysis probe, or system lockup in the microprocessor. All analysis probe add additional capacitive loading, as can custom probe fixtures you design for your application.

Careful layout of your target system can minimize loading problems and result in better margins for your design.

**D** Remove as many pin protectors, extenders, and adapters as possible.

#### Data bus is missing

If you do not see any activity on the data bus, it is possible that one or more strobe signals are missing. The strobe signals are not passed directly through the analysis probe, so you may need to probe with an oscilloscope or with a logic analyzer's flying leads to check the signals.

- □ If the entire data bus is missing, check that all of the strobe N signals are present.
- □ If part of the data bus is missing, check that all of the strobe P signals are present.

#### Intermodule Measurement Problems

Some problems occur only when you are trying to make a measurement involving multiple modules.

## An event wasn't captured by one of the modules

If you are trying to capture an event that occurs very shortly after the event that arms one of the measurement modules, it may be missed due to internal analyzer delays. For example, suppose you set an oscilloscope module to trigger upon receiving a trigger signal from the logic analyzer because you are trying to capture a pulse that occurs right after the analyzer's trigger state. If the pulse occurs too soon after the analyzer's trigger state, the oscilloscope will miss the pulse.

□ Adjust the skew in the Intermodule menu.

You may be able to specify a skew value that enables the event to be captured.

□ Change the trigger specification for modules upstream of the one with the problem.

If you are using a logic analyzer to trigger an oscilloscope module, try specifying a trigger state one state before the one you are using. This may be more difficult than working with the skew because the prior state may occur more often and not always be related to the event you are trying to capture with the oscilloscope.

#### Analysis Probe Messages

This section lists some of the messages that the analyzer displays when it encounters a problem.

#### "Measurement Initialization Error"

This error occurs when the cables between the logic analyzer cards are installed incorrectly.

Ensure that your cable connections match the silk screening on the card, and that they are fully seated in the connectors. Then, repeat the measurement.

See Also The Agilent Logic Analysis Systems Installation Guide.

#### "No Configuration File Loaded"

This is usually caused by trying to load a configuration file for one type of module/system into a different type of module/system.

□ Verify that the appropriate module has been selected from the Load {module} from File {filename} in the disk operation menu. Selecting Load {All} will cause incorrect operation when loading most analysis probe configuration files.

**See Also** Chapter 5, "Configuring the Logic Analysis System," beginning on page 45, describes how to load configuration files.

#### "Selected File is Incompatible"

This occurs when you try to load a configuration file for the wrong module. Ensure that you are loading the appropriate configuration file for your logic analyzer.

#### "Slow or Missing Clock"

- □ This error message might occur if the logic analyzer cards are not firmly seated in the logic analysis system frame. Ensure that the cards are firmly seated.
- □ This error might occur if the target system is not running properly. Ensure that the target system is on and operating properly.
- □ If the error message persists, check that the logic analyzer pods are connected to the proper connectors on the analysis probe.

#### "Waiting for Trigger"

If a trigger pattern is specified, this message indicates that the specified trigger pattern has not occurred. Verify that the triggering pattern is correctly set.

□ When analyzing microprocessors that fetch only from word-aligned addresses, ensure that the trigger condition is set to look for an opcode fetch at an address corresponding to a word boundary.

### Part 3

Reference

9

### Hardware Reference


This chapter includes additional reference information including the specifications and characteristics of the analysis probe, as well as signal mapping tables.

### Analysis probe—operating characteristics

The following operating characteristics are not specifications, but are typical operating characteristics for the Agilent E8034B analysis probe.

#### **Operating Characteristics**

| Microprocessor<br>Supported    | Intel <sup>®</sup> Xeon™ processor in the 603-pin package                                                                                                                                           |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Socket<br>Supported            | Lever-actuated sockets only                                                                                                                                                                         |
| <b>Clock Frequency</b>         | 133 MHz maximum (BCLK)                                                                                                                                                                              |
| Logic Analyzers<br>Supported   | Agilent 16715/16/17/18/19A, 16740/41/42A, or 16750/51/52A<br>logic analyzers in an Agilent 16700-series logic analysis<br>system and expander frame. (See page 25 for supported<br>configurations.) |
| Analysis Probe<br>Modes        | state/clock—expanded mode<br>state/clock—compacted mode                                                                                                                                             |
| Analysis Probe<br>Cable Length | Approximately 4 feet                                                                                                                                                                                |
| Accessories<br>Required        |                                                                                                                                                                                                     |



| Environmental Cha | Environmental Characteristics (Operating)                                                                                                             |  |  |  |  |  |
|-------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|
| Temperature       | 20° to + 30° C (+68° to +86° F)                                                                                                                       |  |  |  |  |  |
| Altitude          | 4,600 m (15,000 ft)                                                                                                                                   |  |  |  |  |  |
| Humidity          | Up to 50% noncondensing. Avoid sudden, extreme<br>temperature changes which could cause condensation on<br>the circuit board.<br>For indoor use only. |  |  |  |  |  |

#### Signal-to-connector mapping

The following table defines the logic analyzer bit assignments.

#### Key:

**Signal:** Name of the signal coming from the analysis probe into the logic analysis system.

**Phase:** Due to the source synchrounous nature of the bus, data captured by the logic analyzer in four chunks of 64-bit data. In a four-chunk data transfer, the analysis probe maps each of the 4 phases to a separate set of logic analyzer pins.

| Phase | Strobe | Edge             |
|-------|--------|------------------|
| 1     | P[3:0] | 1st falling edge |
| 2     | N[3:0] | 1st falling edge |
| 3     | P[3:0] | 2nd falling edge |
| 4     | N[3:0] | 2nd falling edge |

For address signals, each of the 2 phases is mapped to a separate logic analyzer pin:.

| Phase | Address strobe |
|-------|----------------|
| 1     | falling edge   |
| 2     | rising edge    |

**Pod-Bit:** The logic analyzer pod containing the signal and the bit number of the particular pin on the pod.

**Label (Format):** Name of the signal coming from the analysis probe into the logic analysis system, as displayed in the Format window or in a Listing window which is connected directly to the 3-card or 5-card machine. Uppercase signal names generally correspond to signals from the processor. Lowercase signal names are generally signals generated by the analysis probe to allow the inverse assembler to properly decode bus activity. **Label (after merge):** Name of the signal as displayed in the Listing window after the trace has been processed by the merge tool.

**Inverted:** Indicates whether a signal on the logic analyzer is inverted with respect to the front side bus signal.

#### Data signals

Do not change the setup/hold configuration. For all data signals, setup time is configured as -2.000 ns and hold time as 4.500 ns.

Signals D[63:0]# and DBI[3:0]# are captured by the 5 card Logic Analyzer Machine.

| Signal | Phase | Anlayzer<br>Pod-Bit | Label (Format) | Inverted | Label (after<br>merge ) | Description          |
|--------|-------|---------------------|----------------|----------|-------------------------|----------------------|
| DBI0#  | 1     | J1-16               | DBI_P1         | Yes      | DBI_1                   | Clock J of LA card J |
|        |       |                     | (Label Bit 0)  |          | (Label Bit 0)           |                      |
| D15#   | 1     | J1-15               | D31-00_P1      | Yes      | D31-00_1                |                      |
| D14#   | 1     | J1-14               | D31-00_P1      | Yes      | D31-00_1                |                      |
| D13#   | 1     | J1-13               | D31-00_P1      | Yes      | D31-00_1                |                      |
| D12#   | 1     | J1-12               | D31-00_P1      | Yes      | D31-00_1                |                      |
| D11#   | 1     | J1-11               | D31-00_P1      | Yes      | D31-00_1                |                      |
| D10#   | 1     | J1-10               | D31-00_P1      | Yes      | D31-00_1                |                      |
| D9#    | 1     | J1-9                | D31-00_P1      | Yes      | D31-00_1                |                      |
| D8#    | 1     | J1-8                | D31-00_P1      | Yes      | D31-00_1                |                      |
| D7#    | 1     | J1-7                | D31-00_P1      | Yes      | D31-00_1                |                      |
| D6#    | 1     | J1-6                | D31-00_P1      | Yes      | D31-00_1                |                      |
| D5#    | 1     | J1-5                | D31-00_P1      | Yes      | D31-00_1                |                      |
| D4#    | 1     | J1-4                | D31-00_P1      | Yes      | D31-00_1                |                      |
| D3#    | 1     | J1-3                | D31-00_P1      | Yes      | D31-00_1                |                      |
| D2#    | 1     | J1-2                | D31-00_P1      | Yes      | D31-00_1                |                      |
| D1#    | 1     | J1-1                | D31-00_P1      | Yes      | D31-00_1                |                      |
| D0#    | 1     | J1-0                | D31-00_P1      | Yes      | D31-00_1                |                      |

| Signal | Phase | Anlayzer<br>Pod-Bit | Label (Format) | Inverted | Label (after<br>merge ) | Description          |
|--------|-------|---------------------|----------------|----------|-------------------------|----------------------|
| DBI0#  | 2     | J2-16               | DBI_P2         | Yes      | DBI_2                   | Clock K of LA card J |
|        |       |                     | (Label Bit 0)  |          | (Label Bit 0)           |                      |
| D15#   | 2     | J2-15               | D31-00_P2      | Yes      | D31-00_2                |                      |
| D14#   | 2     | J2-14               | D31-00_P2      | Yes      | D31-00_2                |                      |
| D13#   | 2     | J2-13               | D31-00_P2      | Yes      | D31-00_2                |                      |
| D12#   | 2     | J2-12               | D31-00_P2      | Yes      | D31-00_2                |                      |
| D11#   | 2     | J2-11               | D31-00_P2      | Yes      | D31-00_2                |                      |
| D10#   | 2     | J2-10               | D31-00_P2      | Yes      | D31-00_2                |                      |
| D9#    | 2     | J2-9                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D8#    | 2     | J2-8                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D7#    | 2     | J2-7                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D6#    | 2     | J2-6                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D5#    | 2     | J2-5                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D4#    | 2     | J2-4                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D3#    | 2     | J2-3                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D2#    | 2     | J2-2                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D1#    | 2     | J2-1                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D0#    | 2     | J2-0                | D31-00_P2      | Yes      | D31-00_2                |                      |
| DBI0#  | 3     | J3-16               | DBI_P3         | Yes      | DBI_3                   | Clock L of LA card J |
|        |       |                     | (Label Bit 0)  |          | (Label Bit 0)           |                      |
| D15#   | 3     | J3-15               | D31-00_P3      | Yes      | D31-00_3                |                      |
| D14#   | 3     | J3-14               | D31-00_P3      | Yes      | D31-00_3                |                      |
| D13#   | 3     | J3-13               | D31-00_P3      | Yes      | D31-00_3                |                      |
| D12#   | 3     | J3-12               | D31-00_P3      | Yes      | D31-00_3                |                      |
| D11#   | 3     | J3-11               | D31-00_P3      | Yes      | D31-00_3                |                      |
| D10#   | 3     | J3-10               | D31-00_P3      | Yes      | D31-00_3                |                      |
| D9#    | 3     | J3-9                | D31-00_P3      | Yes      | D31-00_3                |                      |
| D8#    | 3     | J3-8                | D31-00_P3      | Yes      | D31-00_3                |                      |
| D7#    | 3     | J3-7                | D31-00_P3      | Yes      | D31-00_3                |                      |
| D6#    | 3     | J3-6                | D31-00_P3      | Yes      | D31-00_3                |                      |
| D5#    | 3     | J3-5                | D31-00_P3      | Yes      | <br>D31-00_3            |                      |
| D4#    | 3     | J3-4                | D31-00_P3      | Yes      | D31-00_3                |                      |
| D3#    | 3     | J3-3                | D31-00_P3      | Yes      | D31-00_3                |                      |
| D2#    | 3     | J3-2                | D31-00_P3      | Yes      | D31-00_3                |                      |
| D1#    | 3     | J3-1                | <br>D31-00_P3  | Yes      | <br>D31-00_3            |                      |
| D0#    | 3     | J3-0                | <br>D31-00_P3  | Yes      | <br>D31-00_3            |                      |

| Signal | Phase | Anlayzer<br>Pod-Bit | Label (Format)          | Inverted | Label (after<br>merge ) | Description          |
|--------|-------|---------------------|-------------------------|----------|-------------------------|----------------------|
| DBI0#  | 4     | J4-16               | DBI_P4                  | Yes      | DBI_4                   | Clock M of LA card J |
|        |       |                     | (Label Bit 0)           |          | (Label Bit 0)           |                      |
| D15#   | 4     | J4-15               | D31-00_P4               | Yes      | D31-00_4                |                      |
| D14#   | 4     | J4-14               | D31-00_P4               | Yes      | D31-00_4                |                      |
| D13#   | 4     | J4-13               | D31-00_P4               | Yes      | D31-00_4                |                      |
| D12#   | 4     | J4-12               | D31-00_P4               | Yes      | D31-00_4                |                      |
| D11#   | 4     | J4-11               | D31-00_P4               | Yes      | D31-00_4                |                      |
| D10#   | 4     | J4-10               | D31-00_P4               | Yes      | D31-00_4                |                      |
| D9#    | 4     | J4-9                | D31-00_P4               | Yes      | D31-00_4                |                      |
| D8#    | 4     | J4-8                | D31-00_P4               | Yes      | D31-00_4                |                      |
| D7#    | 4     | J4-7                | D31-00_P4               | Yes      | D31-00_4                |                      |
| D6#    | 4     | J4-6                | D31-00_P4               | Yes      | D31-00_4                |                      |
| D5#    | 4     | J4-5                | D31-00_P4               | Yes      | D31-00_4                |                      |
| D4#    | 4     | J4-4                | D31-00_P4               | Yes      | D31-00_4                |                      |
| D3#    | 4     | J4-3                | D31-00_P4               | Yes      | D31-00_4                |                      |
| D2#    | 4     | J4-2                | D31-00_P4               | Yes      | D31-00_4                |                      |
| D1#    | 4     | J4-1                | D31-00_P4               | Yes      | D31-00_4                |                      |
| D0#    | 4     | J4-0                | D31-00_P4               | Yes      | D31-00_4                |                      |
| DBI1#  | 1     | 11-16               | DBI_P1<br>(Label Bit 1) | Yes      | DBI_1<br>(label Bit 1)  | Clock J of LA card I |
| D31#   | 1     | 11-15               | D31-00 P1               | Yes      | D31-00 1                |                      |
| D30#   | 1     | 11-14               | D31-00_P1               | Yes      | D31-00_1                |                      |
| D29#   | 1     | 11-13               | D31-00_P1               | Yes      | D31-00_1                |                      |
| D28#   | 1     | 11-12               | D31-00_P1               | Yes      | D31-00 1                |                      |
| D27#   | 1     | 11-11               | D31-00_P1               | Yes      | D31-00_1                |                      |
| D26#   | 1     | 11-10               | D31-00 P1               | Yes      | D31-00_1                |                      |
| D25#   | 1     | 11-9                | D31-00 P1               | Yes      | D31-00 1                |                      |
| D24#   | 1     | 11-8                | D31-00 P1               | Yes      | D31-00 1                |                      |
| D23#   | 1     | 11-7                | D31-00_P1               | Yes      | D31-00_1                |                      |
| D22#   | 1     | 11-6                | D31-00_P1               | Yes      | D31-00 1                |                      |
| D21#   | 1     | 11-5                | D31-00 P1               | Yes      | D31-00 1                |                      |
| D20#   | 1     | 11-4                | D31-00_P1               | Yes      | D31-00_1                |                      |
| D19#   | 1     | 11-3                | D31-00_P1               | Yes      | D31-00_1                |                      |
| D18#   | 1     | 11-2                | D31-00_P1               | Yes      | D31-00_1                |                      |
| D17#   | 1     | 11-1                | D31-00_P1               | Yes      | D31-00_1                |                      |
| D16#   | 1     | 11-0                | D31-00_P1               | Yes      | D31-00_1                |                      |

| Signal | Phase | Anlayzer<br>Pod-Bit | Label (Format) | Inverted | Label (after<br>merge ) | Description          |
|--------|-------|---------------------|----------------|----------|-------------------------|----------------------|
| DBI1#  | 2     | 12-16               | DBI_P2         | Yes      | DBI_2                   | Clock K of LA card I |
|        |       |                     | (Label Bit 1)  |          | (Label Bit 1)           |                      |
| D31#   | 2     | 12-15               | D31-00_P2      | Yes      | D31-00_2                |                      |
| D30#   | 2     | 12-14               | D31-00_P2      | Yes      | D31-00_2                |                      |
| D29#   | 2     | 12-13               | D31-00_P2      | Yes      | D31-00_2                |                      |
| D28#   | 2     | 12-12               | D31-00_P2      | Yes      | D31-00_2                |                      |
| D27#   | 2     | 12-11               | D31-00_P2      | Yes      | D31-00_2                |                      |
| D26#   | 2     | 12-10               | D31-00_P2      | Yes      | D31-00_2                |                      |
| D25#   | 2     | 12-9                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D24#   | 2     | 12-8                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D23#   | 2     | 12-7                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D22#   | 2     | 12-6                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D21#   | 2     | 12-5                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D20#   | 2     | 12-4                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D19#   | 2     | 12-3                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D18#   | 2     | 12-2                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D17#   | 2     | 12-1                | D31-00_P2      | Yes      | D31-00_2                |                      |
| D16#   | 2     | 12-0                | D31-00_P2      | Yes      | D31-00_2                |                      |
| DBI1#  | 3     | 13-16               | DBI_P3         | Yes      | DBI_3                   | Clock L of LA card I |
|        |       |                     | (Label Bit 1)  |          | (Label Bit 1)           |                      |
| D31#   | 3     | 13-15               | D31-00_P3      | Yes      | D31-00_3                |                      |
| D30#   | 3     | 13-14               | D31-00_P3      | Yes      | D31-00_3                |                      |
| D29#   | 3     | 13-13               | D31-00_P3      | Yes      | D31-00_3                |                      |
| D28#   | 3     | 13-12               | D31-00_P3      | Yes      | D31-00_3                |                      |
| D27#   | 3     | 13-11               | D31-00_P3      | Yes      | D31-00_3                |                      |
| D26#   | 3     | 13-10               | D31-00_P3      | Yes      | D31-00_3                |                      |
| D25#   | 3     | 13-9                | D31-00_P3      | Yes      | <br>D31-00_3            |                      |
| D24#   | 3     | 13-8                | D31-00_P3      | Yes      | D31-00_3                |                      |
| D23#   | 3     | 13-7                | D31-00_P3      | Yes      | D31-00_3                |                      |
| D22#   | 3     | 13-6                | D31-00_P3      | Yes      | D31-00_3                |                      |
| D21#   | 3     | 13-5                | <br>D31-00_P3  | Yes      | <br>D31-00_3            |                      |
| D20#   | 3     | 13-4                | <br>D31-00_P3  | Yes      | <br>D31-00_3            |                      |
| D19#   | 3     | 13-3                | <br>D31-00_P3  | Yes      | <br>D31-00_3            |                      |
| D18#   | 3     | 13-2                | D31-00_P3      | Yes      | D31-00_3                |                      |
| D17#   | 3     | 13-1                | D31-00_P3      | Yes      | D31-00_3                |                      |
| D16#   | 3     | 13-0                | D31-00_P3      | Yes      | D31-00_3                |                      |

| Signal | Phase | Anlayzer<br>Pod-Bit | Label (Format) | Inverted | Label (after<br>merge ) | Description          |
|--------|-------|---------------------|----------------|----------|-------------------------|----------------------|
| DBI1#  | 4     | 14-16               | DBI_P4         | Yes      | DBI_4                   | Clock M of LA card I |
|        |       |                     | (Label Bit 1)  |          | (Label Bit 1)           |                      |
| D31#   | 4     | 14-15               | D31-00_P4      | Yes      | D31-00_4                |                      |
| D30#   | 4     | 14-14               | D31-00_P4      | Yes      | D31-00_4                |                      |
| D29#   | 4     | 14-13               | D31-00_P4      | Yes      | D31-00_4                |                      |
| D28#   | 4     | 14-12               | D31-00_P4      | Yes      | D31-00_4                |                      |
| D27#   | 4     | 14-11               | D31-00_P4      | Yes      | D31-00_4                |                      |
| D26#   | 4     | 14-10               | D31-00_P4      | Yes      | D31-00_4                |                      |
| D25#   | 4     | 14-9                | D31-00_P4      | Yes      | D31-00_4                |                      |
| D24#   | 4     | 14-8                | D31-00_P4      | Yes      | D31-00_4                |                      |
| D23#   | 4     | 14-7                | D31-00_P4      | Yes      | D31-00_4                |                      |
| D22#   | 4     | 14-6                | D31-00_P4      | Yes      | D31-00_4                |                      |
| D21#   | 4     | 14-5                | D31-00_P4      | Yes      | D31-00_4                |                      |
| D20#   | 4     | 4-4                 | D31-00_P4      | Yes      | D31-00_4                |                      |
| D19#   | 4     | 14-3                | D31-00_P4      | Yes      | D31-00_4                |                      |
| D18#   | 4     | 14-2                | D31-00_P4      | Yes      | D31-00_4                |                      |
| D17#   | 4     | 14-1                | D31-00_P4      | Yes      | D31-00_4                |                      |
| D16#   | 4     | 14-0                | D31-00_P4      | Yes      | D31-00_4                |                      |
|        |       |                     |                |          |                         |                      |
| DBI2#  | 1     | G1-16               | DBI_P1         | Yes      | DBI_1                   | Clock J of LA card G |
|        |       |                     | (Label Bit 2)  |          | (Label Bit 2)           |                      |
| D47#   | 1     | G1-15               | D63-32_P1      | Yes      | D63-32_1                |                      |
| D46#   | 1     | G1-14               | D63-32_P1      | Yes      | D63-32_1                |                      |
| D45#   | 1     | G1-13               | D63-32_P1      | Yes      | D63-32_1                |                      |
| D44#   | 1     | G1-12               | D63-32_P1      | Yes      | D63-32_1                |                      |
| D43#   | 1     | G1-11               | D63-32_P1      | Yes      | D63-32_1                |                      |
| D42#   | 1     | G1-10               | D63-32_P1      | Yes      | D63-32_1                |                      |
| D41#   | 1     | G1-9                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D40#   | 1     | G1-8                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D39#   | 1     | G1-7                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D38#   | 1     | G1-6                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D37#   | 1     | G1-5                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D36#   | 1     | G1-4                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D35#   | 1     | G1-3                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D34#   | 1     | G1-2                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D33#   | 1     | G1-1                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D32#   | 1     | G1-0                | D63-32_P1      | Yes      | D63-32_1                |                      |

| Signal | Phase | Anlayzer<br>Pod-Bit | Label (Format) | Inverted | Label (after<br>merge ) | Description          |
|--------|-------|---------------------|----------------|----------|-------------------------|----------------------|
| DBI2#  | 2     | G2-16               | DBI_P2         | Yes      | DBI 2                   | Clock K of LA card G |
|        |       |                     | (Label Bit 2)  |          | (Label Bit 2)           |                      |
| D47#   | 2     | G2-15               | D63-32_P2      | Yes      | D63-32_2                |                      |
| D46#   | 2     | G2-14               | D63-32_P2      | Yes      | D63-32_2                |                      |
| D45#   | 2     | G2-13               | D63-32_P2      | Yes      | D63-32_2                |                      |
| D44#   | 2     | G2-12               | D63-32_P2      | Yes      | D63-32_2                |                      |
| D43#   | 2     | G2-11               | D63-32_P2      | Yes      | D63-32_2                |                      |
| D42#   | 2     | G2-10               | D63-32_P2      | Yes      | D63-32_2                |                      |
| D41#   | 2     | G2-9                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D40#   | 2     | G2-8                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D39#   | 2     | G2-7                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D38#   | 2     | G2-6                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D37#   | 2     | G2-5                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D36#   | 2     | G2-4                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D35#   | 2     | G2-3                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D34#   | 2     | G2-2                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D33#   | 2     | G2-1                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D32#   | 2     | G2-0                | D63-32_P2      | Yes      | D63-32_2                |                      |
| DBI2#  | 3     | G3-16               | DBI P3         | Yes      | DBI 3                   | Clock L of LA card G |
|        |       |                     | (Label Bit 2)  |          | (Label Bit 2)           |                      |
| D47#   | 3     | G3-15               | D63-32_P3      | Yes      | D63-32_3                |                      |
| D46#   | 3     | G3-14               | D63-32_P3      | Yes      | D63-32_3                |                      |
| D45#   | 3     | G3-13               | D63-32_P3      | Yes      | D63-32_3                |                      |
| D44#   | 3     | G3-12               | D63-32_P3      | Yes      | D63-32_3                |                      |
| D43#   | 3     | G3-11               | D63-32_P3      | Yes      | D63-32_3                |                      |
| D42#   | 3     | G3-10               |                | Yes      |                         |                      |
| D41#   | 3     | G3-9                | D63-32_P3      | Yes      | D63-32_3                |                      |
| D40#   | 3     | G3-8                | D63-32_P3      | Yes      | <br>D63-32_3            |                      |
| D39#   | 3     | G3-7                | D63-32_P3      | Yes      | D63-32_3                |                      |
| D38#   | 3     | G3-6                |                | Yes      |                         |                      |
| D37#   | 3     | G3-5                |                | Yes      |                         |                      |
| D36#   | 3     | G3-4                |                | Yes      |                         |                      |
| D35#   | 3     | G3-3                |                | Yes      |                         |                      |
| D34#   | 3     | G3-2                |                | Yes      |                         |                      |
| D33#   | 3     | G3-1                |                | Yes      |                         |                      |
| D32#   | 3     | G3-0                |                | Yes      | D63-32_3                |                      |

| Signal | Phase | Anlayzer<br>Pod-Bit | Label (Format) | Inverted | Label (after<br>merge ) | Description          |
|--------|-------|---------------------|----------------|----------|-------------------------|----------------------|
| DBI2#  | 4     | G4-16               | DBI_P4         | Yes      | DBI_4                   | Clock M of LA card G |
|        |       |                     | (Label Bit 2)  |          | (Label Bit 2)           |                      |
| D47#   | 4     | G4-15               | D63-32_P4      | Yes      | D63-32_4                |                      |
| D46#   | 4     | G4-14               | D63-32_P4      | Yes      | D63-32_4                |                      |
| D45#   | 4     | G4-13               | D63-32_P4      | Yes      | D63-32_4                |                      |
| D44#   | 4     | G4-12               | D63-32_P4      | Yes      | D63-32_4                |                      |
| D43#   | 4     | G4-11               | D63-32_P4      | Yes      | D63-32_4                |                      |
| D42#   | 4     | G4-10               | D63-32_P4      | Yes      | D63-32_4                |                      |
| D41#   | 4     | G4-9                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D40#   | 4     | G4-8                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D39#   | 4     | G4-7                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D38#   | 4     | G4-6                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D37#   | 4     | G4-5                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D36#   | 4     | G4-4                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D35#   | 4     | G4-3                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D34#   | 4     | G4-2                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D33#   | 4     | G4-1                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D32#   | 4     | G4-0                | D63-32_P4      | Yes      | D63-32_4                |                      |
|        |       |                     |                |          |                         | <b>.</b>             |
| DBI3#  | 1     | F1-16               | DBI_P1         | Yes      | DBI_1                   | Clock J of LA card F |
|        | -     |                     | (Label Bit 3)  |          | (Label Bit 3)           |                      |
| D63#   | 1     | F1-15               | D63-32_P1      | Yes      | D63-32_1                |                      |
| D62#   | 1     | F1-14               | D63-32_P1      | Yes      | D63-32_1                |                      |
| D61#   | 1     | F1-13               | D63-32_P1      | Yes      | D63-32_1                |                      |
| D60#   | 1     | F1-12               | D63-32_P1      | Yes      | D63-32_1                |                      |
| D59#   | 1     | F1-11               | D63-32_P1      | Yes      | D63-32_1                |                      |
| D58#   | 1     | F1-10               | D63-32_P1      | Yes      | D63-32_1                |                      |
| D57#   | 1     | F1-9                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D56#   | 1     | F1-8                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D55#   | 1     | F1-7                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D54#   | 1     | F1-6                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D53#   | 1     | F1-5                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D52#   | 1     | F1-4                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D51#   | 1     | F1-3                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D50#   | 1     | F1-2                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D49#   | 1     | F1-1                | D63-32_P1      | Yes      | D63-32_1                |                      |
| D48#   | 1     | F1-0                | D63-32_P1      | Yes      | D63-32_1                |                      |

| Signal | Phase | Anlayzer<br>Pod-Bit | Label (Format) | Inverted | Label (after<br>merge ) | Description          |
|--------|-------|---------------------|----------------|----------|-------------------------|----------------------|
| DBI3#  | 2     | F2-16               | DBI_P2         | Yes      | DBI 2                   | Clock K of LA card F |
| -      |       | -                   | (Label Bit 3)  |          | (Label Bit 3)           |                      |
| D63#   | 2     | F2-15               | D63-32_P2      | Yes      | D63-32_2                |                      |
| D62#   | 2     | F2-14               |                | Yes      | D63-32_2                |                      |
| D61#   | 2     | F2-13               |                | Yes      | D63-32_2                |                      |
| D60#   | 2     | F2-12               |                | Yes      | D63-32_2                |                      |
| D59#   | 2     | F2-11               | D63-32_P2      | Yes      | D63-32_2                |                      |
| D58#   | 2     | F2-10               | D63-32_P2      | Yes      | D63-32_2                |                      |
| D57#   | 2     | F2-9                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D56#   | 2     | F2-8                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D55#   | 2     | F2-7                |                | Yes      | <br>D63-32_2            |                      |
| D54#   | 2     | F2-6                |                | Yes      | <br>D63-32_2            |                      |
| D53#   | 2     | F2-5                |                | Yes      | <br>D63-32_2            |                      |
| D52#   | 2     | F2-4                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D51#   | 2     | F2-3                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D50#   | 2     | F2-2                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D49#   | 2     | F2-1                | D63-32_P2      | Yes      | D63-32_2                |                      |
| D48#   | 2     | F2-0                | D63-32_P2      | Yes      | D63-32_2                |                      |
| DBI3#  | 3     | F3-16               | DBI P3         | Yes      | DBI 3                   | Clock L of LA card F |
| 0010#  | U     | 1010                | (Label Bit 3)  | 100      | (Label Bit 3)           |                      |
| D63#   | 3     | F3-15               | D63-32_P3      | Yes      | D63-32_3                |                      |
| D62#   | 3     | F3-14               | D63-32_P3      | Yes      | D63-32_3                |                      |
| D61#   | 3     | F3-13               | D63-32_P3      | Yes      | D63-32_3                |                      |
| D60#   | 3     | F3-12               | D63-32 P3      | Yes      | D63-32_3                |                      |
| D59#   | 3     | F3-11               | D63-32 P3      | Yes      | D63-32 3                |                      |
| D58#   | 3     | F3-10               | D63-32 P3      | Yes      | D63-32_3                |                      |
| D57#   | 3     | F3-9                | D63-32 P3      | Yes      | D63-32_3                |                      |
| D56#   | 3     | F3-8                | D63-32_P3      | Yes      | D63-32_3                |                      |
| D55#   | 3     | F3-7                | D63-32 P3      | Yes      | D63-32_3                |                      |
| D54#   | 3     | F3-6                | D63-32 P3      | Yes      | D63-32_3                |                      |
| D53#   | 3     | F3-5                | D63-32 P3      | Yes      | D63-32_3                |                      |
| D52#   | 3     | F3-4                | D63-32 P3      | Yes      | D63-32_3                |                      |
| D51#   | 3     | F3-3                | D63-32_P3      | Yes      | D63-32_3                |                      |
| D50#   | 3     | F3-2                | D63-32_P3      | Yes      | D63-32_3                |                      |
| D49#   | 3     | F3-1                | D63-32_P3      | Yes      | D63-32_3                |                      |
| D48#   | 3     | F3-0                | D63-32_P3      | Yes      | D63-32_3                |                      |

| Signal | Phase | Anlayzer<br>Pod-Bit | Label (Format) | Inverted | Label (after<br>merge ) | Description          |
|--------|-------|---------------------|----------------|----------|-------------------------|----------------------|
| DBI3#  | 4     | F4-16               | DBI_P4         | Yes      | DBI_4                   | Clock M of LA card F |
|        |       |                     | (Label Bit 3)  |          | (Label Bit 3)           |                      |
| D63#   | 4     | F4-15               | D63-32_P4      | Yes      | D63-32_4                |                      |
| D62#   | 4     | F4-14               | D63-32_P4      | Yes      | D63-32_4                |                      |
| D61#   | 4     | F4-13               | D63-32_P4      | Yes      | D63-32_4                |                      |
| D60#   | 4     | F4-12               | D63-32_P4      | Yes      | D63-32_4                |                      |
| D59#   | 4     | F4-11               | D63-32_P4      | Yes      | D63-32_4                |                      |
| D58#   | 4     | F4-10               | D63-32_P4      | Yes      | D63-32_4                |                      |
| D57#   | 4     | F4-9                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D56#   | 4     | F4-8                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D55#   | 4     | F4-7                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D54#   | 4     | F4-6                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D53#   | 4     | F4-5                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D52#   | 4     | F4-4                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D51#   | 4     | F4-3                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D50#   | 4     | F4-2                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D49#   | 4     | F4-1                | D63-32_P4      | Yes      | D63-32_4                |                      |
| D48#   | 4     | F4-0                | D63-32_P4      | Yes      | D63-32_4                |                      |
|        |       |                     |                |          |                         |                      |

H1-16 Commmon Strobe Strobe Clock Generated by Analysis Probe

Following signals are generated by analysis probe and are used by the analysis probe software only.GC\_DATAH2-15 thru H2-1

Following Signal Labels are defined by in the Format window for use by the analysis probe software only: STAT2

#### **Address Signals**

Do not change the setup/hold configuration. For address signals, setup time is configured as -3.500 ns and hold time as -1.000 ns.

Address A[35:3] signals are captured by the 3 card Analyzer Machine:

A2, A1, A0 are set to logic 0 on the analysis probe to aid in triggering on address.

| Signal | Phase | Pod-Bit | Label (Format) | Inverted | Label (after merge) Description |
|--------|-------|---------|----------------|----------|---------------------------------|
| A35#   | 1     | C4-15   | A35-32_1       | Yes      | A35-32_1                        |
| A34#   | 1     | C4-14   | A35-32_1       | Yes      | A35-32_1                        |
| A33#   | 1     | C4-13   | A35-32_1       | Yes      | A35-32_1                        |
| A32#   | 1     | C4-12   | A35-32_1       | Yes      | A35-32_1                        |
| A35#   | 2     | C4-11   | A35-32_2       | Yes      | A35-32_2                        |
| A34#   | 2     | C4-10   | A35-32_2       | Yes      | A35-32_2                        |
| A33#   | 2     | C4-9    | A35-32_2       | Yes      | A35-32_2                        |
| A32#   | 2     | C4-8    | A35-32_2       | Yes      | A35-32_2                        |

| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Signal | Phase | Pod-Bit | Label (Format) | Inverted | Label (after merge) | Description         |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|-------|---------|----------------|----------|---------------------|---------------------|
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | A15#   | 1     | E1-16   | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | A14#   | 1     | E1-15   | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | A13#   | 1     | E1-14   | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | A12#   | 1     | E1-13   | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | A11#   | 1     | E1-12   | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | A10#   | 1     | E1-11   | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A9#    | 1     | E1-10   | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A8#    | 1     | E1-9    | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A7#    | 1     | E1-8    | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | A6#    | 1     | E1-7    | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | A5#    | 1     | E1-6    | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A4#    | 1     | E1-5    | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | A3#    | 1     | E1-4    | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |        | 1     | E1-3    | A31-00_1       | Yes      |                     | (A2 SET TO LOGIC 0, |
| GENERATED BY LAI)           1         E1-1         A31-00_1         Yes         (A0 SET TO LOGIC 0,<br>GENERATED BY LAI)           A31#         1         E2-15         A31-00_1         Yes         A31-00_1           A30#         1         E2-14         A31-00_1         Yes         A31-00_1           A29#         1         E2-13         A31-00_1         Yes         A31-00_1           A28#         1         E2-12         A31-00_1         Yes         A31-00_1           A28#         1         E2-11         A31-00_1         Yes         A31-00_1           A28#         1         E2-12         A31-00_1         Yes         A31-00_1           A26#         1         E2-10         A31-00_1         Yes         A31-00_1           A26#         1         E2-9         A31-00_1         Yes         A31-00_1           A25#         1         E2-9         A31-00_1         Yes         A31-00_1           A24#         1         E2-6         A31-00_1         Yes         A31-00_1           A22#         1         E2-6         A31-00_1         Yes         A31-00_1           A22#         1         E2-6         A31-00_1         Yes <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>GENERATED BY LAI)</td> |        |       |         |                |          |                     | GENERATED BY LAI)   |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |        | 1     | E1-2    | A31-00_1       | Yes      |                     | (A1 SET TO LOGIC 0, |
| A31#         1         E2-15         A31-00_1         Yes         A31-00_1           A30#         1         E2-14         A31-00_1         Yes         A31-00_1           A29#         1         E2-13         A31-00_1         Yes         A31-00_1           A28#         1         E2-12         A31-00_1         Yes         A31-00_1           A28#         1         E2-12         A31-00_1         Yes         A31-00_1           A27#         1         E2-11         A31-00_1         Yes         A31-00_1           A26#         1         E2-10         A31-00_1         Yes         A31-00_1           A25#         1         E2-9         A31-00_1         Yes         A31-00_1           A24#         1         E2-8         A31-00_1         Yes         A31-00_1           A24#         1         E2-7         A31-00_1         Yes         A31-00_1           A22#         1         E2-6         A31-00_1         Yes         A31-00_1           A22#         1         E2-6         A31-00_1         Yes         A31-00_1           A20#         1         E2-4         A31-00_1         Yes         A31-00_1           A                                                                                                          |        |       |         |                |          |                     | GENERATED BY LAI)   |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |        | 1     | E1-1    | A31-00_1       | Yes      |                     | (A0 SET TO LOGIC 0, |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |        |       |         |                |          |                     | GENERATED BY LAI)   |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A31#   | 1     | E2-15   | A31-00 1       | Yes      | A31-00 1            |                     |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A30#   | 1     | E2-14   | —              |          | —                   |                     |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A29#   | 1     |         | A31-00 1       | Yes      | <br>A31-00_1        |                     |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A28#   | 1     | E2-12   | —              | Yes      | —                   |                     |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A27#   | 1     | E2-11   |                | Yes      | A31-00_1            |                     |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A26#   | 1     | E2-10   | A31-00_1       | Yes      | A31-00_1            |                     |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A25#   | 1     | E2-9    | A31-00_1       | Yes      |                     |                     |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |        | 1     |         | —              |          |                     |                     |
| A21#       1       E2-5       A31-00_1       Yes       A31-00_1         A20#       1       E2-4       A31-00_1       Yes       A31-00_1         A19#       1       E2-3       A31-00_1       Yes       A31-00_1         A18#       1       E2-2       A31-00_1       Yes       A31-00_1         A17#       1       E2-1       A31-00_1       Yes       A31-00_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | A23#   | 1     | E2-7    | A31-00_1       | Yes      |                     |                     |
| A21#       1       E2-5       A31-00_1       Yes       A31-00_1         A20#       1       E2-4       A31-00_1       Yes       A31-00_1         A19#       1       E2-3       A31-00_1       Yes       A31-00_1         A18#       1       E2-2       A31-00_1       Yes       A31-00_1         A17#       1       E2-1       A31-00_1       Yes       A31-00_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |        | 1     |         | —              |          |                     |                     |
| A20#         1         E2-4         A31-00_1         Yes         A31-00_1           A19#         1         E2-3         A31-00_1         Yes         A31-00_1           A18#         1         E2-2         A31-00_1         Yes         A31-00_1           A17#         1         E2-1         A31-00_1         Yes         A31-00_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |        | 1     |         |                |          |                     |                     |
| A19#         1         E2-3         A31-00_1         Yes         A31-00_1           A18#         1         E2-2         A31-00_1         Yes         A31-00_1           A17#         1         E2-1         A31-00_1         Yes         A31-00_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |        | 1     |         |                | Yes      |                     |                     |
| A18#         1         E2-2         A31-00_1         Yes         A31-00_1           A17#         1         E2-1         A31-00_1         Yes         A31-00_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |        |       |         |                |          |                     |                     |
| A17# 1 E2-1 A31-00_1 Yes A31-00_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |        |       |         |                |          |                     |                     |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |        | 1     |         | —              |          | —                   |                     |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | A16#   | 1     | E2-0    | <br>A31-00_1   | Yes      | <br>A31-00_1        |                     |

| Signal | Phase | Pod-Bit | Label (Format) | Inverted | Label (after merge) | Description         |
|--------|-------|---------|----------------|----------|---------------------|---------------------|
| A15#   | 2     | E3-16   | A31-00_2       | Yes      | A31-00_2            |                     |
| A14#   | 2     | E3-15   | A31-00_2       | Yes      | A31-00_2            |                     |
| A13#   | 2     | E3-14   | A31-00_2       | Yes      | A31-00_2            |                     |
| A12#   | 2     | E3-13   | A31-00_2       | Yes      | A31-00_2            |                     |
| A11#   | 2     | E3-12   | A31-00_2       | Yes      | A31-00_2            |                     |
| A10#   | 2     | E3-11   | A31-00_2       | Yes      | A31-00_2            |                     |
| A9#    | 2     | E3-10   | A31-00_2       | Yes      | A31-00_2            |                     |
| A8#    | 2     | E3-9    | A31-00_2       | Yes      | A31-00_2            |                     |
| A7#    | 2     | E3-8    | A31-00_2       | Yes      | A31-00_2            |                     |
| A6#    | 2     | E3-7    | A31-00_2       | Yes      | A31-00_2            |                     |
| A5#    | 2     | E3-6    | A31-00_2       | Yes      | A31-00_2            |                     |
| A4#    | 2     | E3-5    | A31-00_2       | Yes      | A31-00_2            |                     |
| A3#    | 2     | E3-4    | A31-00_2       | Yes      | A31-00_2            |                     |
|        | 2     | E3-3    | A31-00_2       | Yes      |                     | (A2 SET TO LOGIC 0, |
|        |       |         |                |          |                     | GENERATED BY LAI)   |
|        | 2     | E3-2    | A31-00_2       | Yes      |                     | (A1 SET TO LOGIC 0, |
|        |       |         |                |          |                     | GENERATED BY LAI)   |
|        | 2     | E3-1    | A31-00_2       | Yes      |                     | (AO SET TO LOGIC O, |
|        |       |         |                |          |                     | GENERATED BY LAI)   |
| A31#   | 2     | E4-16   | A31-00_2       | Yes      | A31-00_2            |                     |
| A30#   | 2     | E4-15   | A31-00 2       | Yes      | A31-00 2            |                     |
| A29#   | 2     | E4-14   | A31-00_2       | Yes      | A31-00_2            |                     |
| A28#   | 2     | E4-13   | A31-00_2       | Yes      | A31-00_2            |                     |
| A27#   | 2     | E4-12   | A31-00_2       | Yes      | A31-00_2            |                     |
| A26#   | 2     | E4-11   | A31-00 2       | Yes      | A31-00 2            |                     |
| A25#   | 2     | E4-10   |                | Yes      | A31-00_2            |                     |
| A24#   | 2     | E4-9    | <br>A31-00_2   | Yes      | A31-00_2            |                     |
| A23#   | 2     | E4-8    | A31-00_2       | Yes      | A31-00_2            |                     |
| A22#   | 2     | E4-7    | A31-00_2       | Yes      | A31-00_2            |                     |
| A21#   | 2     | E4-6    | A31-00_2       | Yes      | A31-00_2            |                     |
| A20#   | 2     | E4-5    |                | Yes      |                     |                     |
| A19#   | 2     | E4-4    | A31-00_2       | Yes      | A31-00_2            |                     |
| A18#   | 2     | E4-3    | A31-00_2       | Yes      | A31-00_2            |                     |
| A17#   | 2     | E4-2    | A31-00_2       | Yes      | A31-00_2            |                     |
| A16#   | 2     | E4-1    | A31-00_2       | Yes      | A31-00_2            |                     |

#### **Control Signals**

Do not change the setup/hold configuration. For most control signals, setup time is configured as 3.500 ns and hold time as -1.000 ns. The signals generated by the analysis probe use setup=2.500 ns and hold=0. The GC\_ADDR signals use setup=1.000 ns and hold=1.500 ns.

| Signal       | Pod-Bit       | Label (Format)     | Inverted Label (after merge) Description |
|--------------|---------------|--------------------|------------------------------------------|
| The followin | g control sig | Inals are captured | on the processor front side bus:         |

| DDOQUOT # | D4 40 | DDOQUOT#           | NI | DDOQUOT#           |                      |
|-----------|-------|--------------------|----|--------------------|----------------------|
| PROCHOT#  | D1-16 | PROCHOT#           | No | PROCHOT#           | Clock J of LA card D |
| BPRI#     | D1-15 | BPRI#              | No | BPRI#              |                      |
| BR2#      | D1-14 | BR# (Label Bit 2)  | No | BR# (Label Bit 2)  |                      |
| BR1#      | D1-13 | BR# (Label Bit 1)  | No | BR# (Label Bit 1)  |                      |
| BR3#      | D1-12 | BR# (Label Bit 3)  | No | BR# (Label Bit 3)  |                      |
| BR0#      | D1-11 | BR# (Label Bit 0)  | No | BR# (Label Bit 0)  |                      |
| BNR#      | D1-10 | BNR#               | No | BNR#               |                      |
| IGNNE#    | D1-9  | IGNNE#             | No | IGNNE#             |                      |
| SMI#      | D1-8  | SMI#               | No | SMI#               |                      |
| INIT#     | D1-7  | INIT#              | No | INIT#              |                      |
| A20M#     | D1-6  | A20M#              | No | A20M#              |                      |
| BPM5#     | D1-5  | BPM# (Label Bit 5) | No | BPM# (Label Bit 5) |                      |
| BPM4#     | D1-4  | BPM# (Label Bit 4) | No | BPM# (Label Bit 4) |                      |
| BPM3#     | D1-3  | BPM# (Label Bit 3) | No | BPM# (Label Bit 3) |                      |
| BPM1#     | D1-2  | BPM# (Label Bit 1) | No | BPM# (Label Bit 1) |                      |
| BPM0#     | D1-1  | BPM# (Label Bit 0) | No | BPM# (Label Bit 0) |                      |
| BPM2#     | D1-0  | BPM# (Label Bit 2) | No | BPM# (Label Bit 2) |                      |

#### Hardware Reference Signal-to-connector mapping

| Signal     | Pod-Bit | Label (Format) | Inverted | Label (after merge) | Description          |
|------------|---------|----------------|----------|---------------------|----------------------|
| AP1#       | D2-15   | AP1#           | No       | AP1#                |                      |
| AP0#       | D2-14   | AP0#           | No       | AP0#                |                      |
| RESET#     | D2-13   | RESET#         | No       | RESET#              |                      |
| BINIT#     | D2-12   | BINIT#         | No       | BINIT#              |                      |
| RSP#       | D2-11   | RSP#           | No       | RSP#                |                      |
| RS2#       | D2-10   | RS2#           | No       | RS2#                |                      |
| RS1#       | D2-9    | RS1#           | No       | RS1#                |                      |
| RS0#       | D2-8    | RS0#           | No       | RS0#                |                      |
| ADS#       | D2-7    | ADS#           | No       | ADS#                |                      |
| MCERR#     | D2-6    | MCERR#         | No       | MCERR#              |                      |
| TRDY#      | D2-5    | TRDY#          | No       | TRDY#               |                      |
| DRDY#      | D2-4    | DRDY#          | No       | DRDY#               |                      |
| DBSY#      | D2-3    | DBSY#          | No       | DBSY#               |                      |
| DEFER#     | D2-2    | DEFER#         | No       | DEFER#              |                      |
| HIT#       | D2-1    | HIT#           | No       | HIT#                |                      |
| HITM#      | D2-0    | HITM#          | No       | HITM#               |                      |
|            |         |                |          |                     |                      |
| THRMTRIP#  | C3-16   | THRMTRIP#      | No       | THRMTRIP#           | Clock L of LA card C |
| LINT1/NMI  | C3-15   | LINT1/NMI      | No       | LINT1/NMI           |                      |
| LINT0/INTR | C3-14   | LINT0/INTR     | No       | LINT0/INTR          |                      |
| SLP#       | C3-13   | SLP#           | No       | SLP#                |                      |
| STPCLK#    | C3-12   | STPCLK#        | No       | STPCLK#             |                      |
| LOCK#      | C3-11   | LOCK#          | No       | LOCK#               |                      |
| TDI        | C3-10   | TDI            | No       | TDI                 |                      |
| TDO        | C3-9    | TDO            | No       | TDO                 |                      |
| ТСК        | C3-8    | ТСК            | No       | ТСК                 |                      |
| TMS        | C3-7    | TMS            | No       | TMS                 |                      |
| IERR#      | C3-6    | IERR#          | No       | IERR#               |                      |
| FERR#      | C3-5    | FERR#          | No       | FERR#               |                      |
| TRST#      | C3-4    | TRST#          | No       | TRST#               |                      |
| DP3#       | C3-3    | DP3#           | No       | DP3#                |                      |
| DP2#       | C3-2    | DP2#           | No       | DP2#                |                      |
| DP1#       | C3-1    | DP1#           | No       | DP1#                |                      |
| DP0#       | C3-0    | DP0#           | No       | DP0#                |                      |

# Hardware Reference Signal-to-connector mapping

| Signal        | Pod-Bit                                                                                 | Label (Format) | Inverted | Label (after merge) | Description                     |  |  |
|---------------|-----------------------------------------------------------------------------------------|----------------|----------|---------------------|---------------------------------|--|--|
| The following | The following signals are generated by the analysis probe for use by the software only: |                |          |                     |                                 |  |  |
| cqual2#       | D3-16                                                                                   | Not defined in | N/A      | Not Defined         | Clock L of LA card D.           |  |  |
|               |                                                                                         | Format window  |          |                     | (cqual1# AND cqual2#) is        |  |  |
|               |                                                                                         |                |          |                     | displayed as Cqual# label       |  |  |
| ppmode        | D3-15                                                                                   | ppmode         | N/A      | ppmode              | Tells SW that analysis probe is |  |  |
|               |                                                                                         |                |          |                     | in compact or expanded mode     |  |  |
| -             | D3-14                                                                                   | -              | N/A      | -                   |                                 |  |  |
| DB_IDLE       | D3-4                                                                                    | DB_IDLE        | N/A      | DB_IDLE             | Agilent use only                |  |  |
| -             | D3-3                                                                                    | -              | N/A      | -                   |                                 |  |  |
| -             | D3-2                                                                                    | -              | N/A      | -                   |                                 |  |  |
|               |                                                                                         |                |          |                     |                                 |  |  |
| cqual1#       | D4-16                                                                                   | Not defined in | N/A      | Not Defined         | Clock M of LA card D            |  |  |
|               |                                                                                         | Format window  |          |                     |                                 |  |  |
| GC_ADDR[15]   |                                                                                         | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[14]   | D4-14                                                                                   | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[13]   | D4-13                                                                                   | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[12]   | D4-12                                                                                   | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[11]   | D4-11                                                                                   | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[10]   |                                                                                         | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[9]    | D4-9                                                                                    | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[8]    | D4-8                                                                                    | GC_ADDR        | N/A      | GC_ADDR             | See page 55 for description     |  |  |
| GC_ADDR[7]    | D4-7                                                                                    | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[6]    | D4-6                                                                                    | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[5]    | D4-5                                                                                    | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[4]    | D4-4                                                                                    | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[3]    | D4-3                                                                                    | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[2]    | D4-2                                                                                    | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[1]    | D4-1                                                                                    | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |
| GC_ADDR[0]    | D4-0                                                                                    | GC_ADDR        | N/A      | GC_ADDR             |                                 |  |  |

# 10

# General-Purpose ASCII (GPA) Symbol File Format

This chapter is a guide to the General-purpose ASCII format, which allows you to create symbol files without the help of a compiler or assembler.

## General-Purpose ASCII (GPA) Symbol File Format

General-purpose ASCII (GPA) format files are loaded into a logic analyzer just like other object files, but they are usually created differently.

If your compiler does not include symbol information in the output, or if you want to define a symbol not in the object file, you can create an ASCII format symbol file.

Typically, ASCII format symbol files are created using text processing tools to convert compiler or linker map file output that has symbolic information into the proper format.

You can typically get symbol table information from a linker map file to create a General-Purpose ASCII (GPA) symbol file.

Various kinds of symbols are defined in different records in the GPA file. Record headers are enclosed in square brackets; for example, [VARIABLES]. For a summary of GPA file records and associated symbol definition syntax, refer to the "GPA Record Format Summary" that follows.

Each entry in the symbol file must consist of a symbol name followed by an address or address range.

While symbol names can be very long, the logic analyzer only uses the first 16 characters.

The address or address range corresponding to a given symbol appears as a hexadecimal number. The address or address range must immediately follow the symbol name, appear on the same line, and be separated from the symbol name by one or more blank spaces or tabs. Ensure that address ranges are in the following format:

beginning address..ending address

| Example                                                                                                                       |                                                  |       |               |  |
|-------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|-------|---------------|--|
| main<br>test<br>varl                                                                                                          | 0000100000001009<br>000010100000101F<br>00001E22 | #this | is a variable |  |
| This example defines two symbols that correspond to address ranges and one point symbol that corresponds to a single address. |                                                  |       |               |  |

For more detailed descriptions of GPA file records and associated symbol definition syntax, refer to these topics that follow:

- SECTIONS
- FUNCTIONS
- VARIABLES
- SOURCE LINES
- START ADDRESS
- Comments

#### **GPA Record Format Summary**

[SECTIONS] section\_name start..end attribute

[FUNCTIONS] func\_name start..end

[VARIABLES] var\_name start [size] var\_name start..end

[SOURCE LINES] File: file\_name line# address

[START ADDRESS] address

#Comments

If no record header is specified, [VARIABLES] is assumed. Lines without a preceding header are assumed to be symbol definitions in one of the VARIABLES formats.

#### Example

This is an example GPA file that contains several different kinds of records:

[SECTIONS] prog 00001000..0000101F data 40002000..40009FFF common FFFF0000..FFFF1000 [FUNCTIONS] main 00001000..00001009 test 00001010..0000101F [VARIABLES] total 40002000 4 value 40008000 4

| [SOURCE LINES] |  |  |  |  |
|----------------|--|--|--|--|
| 'ile: main.c   |  |  |  |  |
| .0 00001000    |  |  |  |  |
| .1 00001002    |  |  |  |  |
| .4 0000100A    |  |  |  |  |
| 2 0000101E     |  |  |  |  |
|                |  |  |  |  |
| 'ile: test.c   |  |  |  |  |
| 5 00001010     |  |  |  |  |
| 7 00001012     |  |  |  |  |
| .1 0000101A    |  |  |  |  |
|                |  |  |  |  |

#### SECTIONS

[SECTIONS] section\_name start..end attribute Use SECTIONS to define symbols for regions of memory, such as sections, segments, or classes.

section\_name A symbol representing the name of the section.

start The first address of the section, in hexadecimal.

end The last address of the section, in hexadecimal.

attribute This is optional, and may be one of the following:

- NORMAL (default)—The section is a normal, relocatable section, such as code or data.
- NONRELOC—The section contains variables or code that cannot be relocated; this is an absolute segment.

#### **Define sections first**

To enable section relocation, section definitions must appear before any other definitions in the file.

| Example                                  |                                                          |          |
|------------------------------------------|----------------------------------------------------------|----------|
| [SECTIONS]<br>prog<br>data<br>display_io | 0000100000001FFF<br>0000200000003FFF<br>000080000000801F | NONRELOC |

If you use section definitions in a GPA symbol file, any subsequent function or variable definitions must be within the address ranges of one of the defined sections. Functions and variables that are not within the range are ignored.

#### FUNCTIONS

[FUNCTIONS] func\_name start..end

Use FUNCTIONS to define symbols for program functions, procedures, or subroutines.

- func\_name A symbol representing the function name.
  - start The first address of the function, in hexadecimal.
    - end The last address of the function, in hexadecimal.

#### Example

[FUNCTIONS] main 00001000..00001009 test 00001010..0000101F

#### VARIABLES

[VARIABLES] var\_name start [size] var\_name start..end

You can specify symbols for variables either by using the address of the variable, the address and the size of the variable, or a range of addresses occupied by the variable. If you specify only the address of a variable, the size is assumed to be one byte.

var\_name A symbol representing the variable name.

- start The first address of the variable, in hexadecimal.
  - end The last address of the variable, in hexadecimal.
  - size This is optional, and indicates the size of the variable, in bytes, in decimal.

# Example [VARIABLES] subtotal 40002000 total 40002004 data\_array 40003000..4000302F status\_char 40002345

#### SOURCE LINES

[SOURCE LINES] File: file\_name line# address

Use SOURCE LINES to associate addresses with lines in your source files.

file name The name of a file.

line# The number of a line in the file, in decimal.

address The address of the source line, in hexadecimal.

| Example | 9         |  |  |
|---------|-----------|--|--|
| [SOUR   | CE LINES] |  |  |
| File:   | main.c    |  |  |
| 10      | 00001000  |  |  |
| 11      | 00001002  |  |  |
| 14      | 0000100A  |  |  |
| 22      | 0000101E  |  |  |

#### START ADDRESS

[START ADDRESS] address

address The address of the program entry point, in hexadecimal.

#### Example

```
[START ADDRESS]
00001000
```

#### Comments

#comment text

Use the # character to include comments in a file. Any text following the # character is ignored. You can put comments on a line alone or on the same line following a symbol entry.

#### Example

```
#This is a comment.
```

# Part 4

Service Guide

## Replacing the Interposer

#### To connect the analysis probe to the interposer

This section shows how to connect the cables from the analysis probe to the connectors on the interposer. Normally, the interposer should remain connected to the analysis probe. You may need to reconnect the cables, however, if you are replacing a damaged interposer.

Note that an either an E8034A tool-actuated interposer or an E8043B leveractuated interposer can be used with the E8034B analysis probe without recalibrating the system.

# **CAUTION:** Do not kink the analysis probe cables. Kinking the analysis probe cables will change the calibration, and the analysis probe will have to be returned for repair and recalibration.

• Use the analysis probe which was shipped with the interposer.


The analysis probe and interposer are calibrated as a pair.

• Connect the analysis probe cables to the interposer.

To make sure you connect the cables in the right place, refer to:


- the silkscreened labels on the interposer and on the cable paddles (in most situations, this is the easiest method)
- the illustration
- the number of cables going each paddle, as shown in the table

#### **Replacing the Interposer**



#### **Replacing the Interposer**

- The paddles on the end of the analysis probe cables connect to the top and bottom of the interposer wings.
- Install the supplied clips to keep the paddles on the end of the analysis probe cables from pulling apart.



# To return a part to Agilent Technologies for service

- 1 Follow the procedures in the "Troubleshooting..." chapters to make sure that the problem is caused by a hardware failure, not by configuration or cabling problems.
- **2** In the U.S., call 1-877-4Agilent (1-877-424-4536). Outside the U.S., call your nearest Agilent sales office. Ask them for the address of the nearest Agilent service center.
- **3** Package the part and send it to the Agilent service center.

Keep any parts which you know are working.

**4** When the part has been replaced, it will be sent back to you.

The unit returned to you will have the same serial number as the unit you sent to Agilent.

The Agilent service center can also troubleshoot the hardware and replace the failed part. To do this, send your entire measurement system to the service center, including the logic analysis system and cables.

In some parts of the world, on-site repair service is available. Ask an Agilent sales or service representative for details.

## To get replacement parts

The repair strategy for this product is board replacement. However, the following tables list some mechanical parts that may be replaced if they are damaged or lost. Contact your Agilent Technologies Sales Office for further information.

For some parts, exchange assemblies are available when a repairable assembly is returned to Agilent Technologies. These assemblies have been set up on the "Exchange Assembly" program. This allows you to exchange a faulty assembly with one that has been repaired, calibrated, and performance verified by the factory. The cost is significantly less than that of a new assembly.

| Agilent Part Number | Description                               |
|---------------------|-------------------------------------------|
| E8043-69002         | Interposer                                |
| E8034-69004         | Analysis Probe Assembly                   |
| E8033-01101         | Heatsink Spring Clip                      |
| E8033-24701         | Retention Module Adapter ("Adapter Shim") |
| E8033-24702         | Paddle Board Spacer Clip                  |

These part numbers are subject to change without notice.

### To clean the instrument

If the instrument requires cleaning:

- 1 Remove power from the instrument.
- **2** Clean the instrument with a soft cloth dampened with a mixture of mild detergent and water.
- **3** Make sure that the instrument is completely dry before reconnecting it to a power source.

#### Glossary

**Analysis Probe** A probing solution connected to the target microprocessor. It provides an interface between the signals of the target microprocessor and the inputs of the logic analyzer. Also known as a "preprocessor" or an "LAI."

**Extender** A part whose only function is to provide connections from one location to another. One or more extenders might be stacked to raise a probe above a target microprocessor to avoid mechanical contact with other components installed close to the target microprocessor. Sometimes called a "connector board."

**Flexible Adapter** Two connection devices coupled with a flexible cable. Used for connecting probing hardware on the target microprocessor to the analysis probe.

#### **General-Purpose Flexible**

**Adapter** A cable assembly that connects the signals from an elastomeric probe adapter to an analysis probe. Normally, a male-tomale header or transition board makes the connections from the general-purpose flexible adapter to the analysis probe. **High-Density Adapter Cable** A cable assembly that delivers signals from an analysis probe hardware interface to the logic analyzer pod cables. A high-density adapter cable has a single Mictor connector that is installed into the analysis probe, and two cables that are connected to corresponding odd and even logic analyzer pod cables.

#### **High-Density Termination**

Adapter Cable Same as a High-Density Adapter Cable, except it has a termination in the Mictor connector.

**Inverse Assembler** Software that displays captured bus activity as assembly language mnemonics. In addition, inverse assemblers may show execution history or decode control busses.

**Jumper** Moveable direct electrical connection between two points.

**Label** Labels are used to group and identify logic analyzer channels. A label consists of a name and an associated bit or group of bits.

**LAI** Logic Analyzer Interface, see *Analysis Probe*.

**LIF Socket** Low insertion force socket.

#### Glossary

**Mainframe Logic Analyzer** A logic analyzer that resides on one or more board assemblies installed in an Agilent 16500, Agilent 1660-series, or Agilent 16600A/700A-series mainframe.

**Monitor, In** See Background Debug Monitor.

**Preprocessor** See Analysis Probe.

**Probe adapter** See Elastomeric Probe Adapter.

**Setup Assistant** A software program that guides a user through the process of connecting and configuring a logic analyzer to make measurements on a specific microprocessor.

Shunt Connector. See Jumper.

**Solution** Agilent's term for a set of tools for debugging a target system.

**Symbol** Symbols represent patterns and ranges of values found on labeled sets of bits. Two kinds of symbols are available:

1) Object file symbols — Symbols from your source code, and symbols generated by your compiler. Object file symbols may represent global variables, functions, labels, and source line numbers. 2) User-defined symbols — Symbols you create.

**Target Control Port** An 8-bit, TTL port on a logic analysis system that you can use to send signals to your target system. It does not function like a pattern generator or emulation module, but more like a remote control for the target's switches.

**Target System** The device under test.

**Trigger Specification** A set of conditions that must be true before the instrument triggers. See the printed or online documentation of your logic analyzer for details.

**ZIF Socket** Zero insertion force socket.

**1/4-Flexible Adapter** An adapter that obtains one-quarter of the signals from an elastomeric probe adapter (one side of a target microprocessor) and makes them available for probing.

#### A

ADDR label, 52 address displaying symbols for, 73 offset field, 54 triggering on, 67 Agilent, 125 Agilent service center, 125 analysis mode state, 74 analysis probe connecting to analyzer, 39 definition, 129 equipment required, 16 equipment supplied, 14 microprocessors supported, 92 operating characteristics, 92 overview. 2 processors supported, 3 product numbers, 3 analysis probe problems, 83 erratic trace measurements, 84 target system will not boot, 83 analyzer problems, 81 capacitive loading, 84 intermittent data errors, 81 unwanted triggers, 82 ASCII format (GPA), 112 at a glance, 2

#### С

cables logic analyzer, 39 captured execution, displaying, 69 capturing execution, 57 channel assignments, 46 characteristics analysis probe, 92 cleaning the instrument, 127 clearance, mechanical, 18 clock qualifying, 62 slow, 88 color, 76 comments, in GPA files, 120 compacted mode, 62 configuration files installing, 27 installing vs. loading, 26 loading, 46 predefined signals in, 51 connection analysis probe, 29 connector board, 129 cqual bits, 62 Cqual# label, 62 creating GPA symbol files, 112 cycle types, 76

#### D

2.

data bus, missing, 85 data labels, 71 data, triggering on, 67 dataset names, 50 DB\_IDLE signal, 55 dimensions, 18 display timing analysis mode data, 74 displaying captured execution, 69 download symbol information, 51

#### Е

equipment supplied, 14 analysis probe, 14 ordering information, 3 overview, 3 exchange assemblies, 126 expanded mode, 62 extender, 129

#### F

fixed code offsets, 54

flexible adapter definition, 129 FUNCTIONS in GPA format, 117

#### G

GC signals. 55 General-Purpose ASCII (GPA) symbol file, 52 General-Purpose ASCII format, 112 address format, 112 comments, 120 FUNCTIONS, 117 record format summary, 114 record headers, 112 SECTIONS, 116 simple form, 112 SOURCE LINES, 119 START ADDRESS, 120 VARIABLES, 118 general-purpose flexible adapter definition, 129

#### H

hang, capturing data, 68 heatsink reinstalling, 34 removing, 32 requirements, 19 height of components, 18 high-density adapter cable definition, 129 high-density termination adapter definition, 129

#### I

information sources, 3 installation hardware, overview, 30 interposer, 37 overview, 12 software, 26 versus loading, 26

installation fixture, 37
installing logic analyzer modules, 25
instrument, cleaning the, 127
intermodule measurement problems, 86
an event wasn't captured, 86
interposer attaching to microprocessor, 37
dimensions, 18
Do's and don'ts, 31
inverse assembler definition, 129
inverted data, 71

#### J

jumper, definition, 129

#### K

keep-out area, 18

#### L

label names, 46 labels defining, 55 definition, 129, 130 predefined, 55 LAI see analysis probe LAI, definition, 129 LIF socket definition, 129 Listing display window, 72 loading configuration files, 46 loading object file symbols, 52 loading symbol information, 51 logic analysis system, 125 setting up. 23 software version, 16

logic analyzer channel assignments, 46 configuration files, 51 configuring, 45 label names, 46 modules, installing, 25 trigger setup, 59, 60 triggers, 58 using the, 43 logic analyzers supported, 16

#### М

mainframe logic analyzer definition, 130 master, analyzer card, 39 memory bank accesses, 76 memory management units, 54 Merge tool preferences, 49 microprocessor bus cycles, 76 microprocessor cartridge reinstalling, 34 removing, 32 microprocessors supported, 2, 3 mode switch, 62

#### 0

object file formats, 51 object file symbols, 58 loading, 52 operating characteristics analysis probe, 92 operating mode, 62 oscilloscope modules, installing, 25 overview of installation, 12

#### P

parts supplied, 14

pattern generator modules, installing, 25 patterns, 60 phase, 94 pin protector, 34 pods, connecting, 39 polarity of data bits, 75 positions, unsupported, 21 power cord, 14, 24 power-ON/OFF sequence, 24 predefined symbols, 51 preferences merge tool, 49 preprocessor See analysis probe problems analysis probe, 79 processor support package, 27 processors supported, 3 product numbers, 3

#### Q

qualification, storage, 62

#### R

ranges, 60 record format, General-Purpose ASCII, 114 record headers, 112 reference, 89 references, 3 relocated code, compensating for, 54 repair strategy, 126 replaceable parts, 126 requirements software, 16 resources, 60 return a part, 125

#### $\mathbf{S}$

Section Format, 112

SECTIONS in GPA format, 116 serial number, 125 service guide, 121 set-up and hold, 56 setup assistant definition, 130 Setup window, 51 setup, overview of, 12 setup/hold times, 105, 108 slave, analyzer card, 39 socket, microprocessor, 34 software, installing, 26 solution definition, 130 SOURCE LINES in GPA format, 119 START ADDRESS in GPA format, 120 state mode, 74 state-per-clock modes, 62 storage qualification, 62 store qualifier switch, 62 suppressing all other operations, 76 symbol files creating, 112 symbol information loading, 51 Symbol Selector dialog, 52 symbols definition, 130 Symbols tab, 51 symbols, displaying, 73

#### Т

target control port, 130 target system boot failure, 83 definition, 130 preparing, 17 thresholds, 56 timing see also waveform timing analysis mode data, displaying, 74 trace erratic, 84 missing display, 82 transactions triggering on, 67 trigger unwanted, 82 trigger function, 60 trigger tool, 51 triggering on address and transaction type, 67 on data and transaction type, 67 troubleshooting analysis probe, 79, 80

#### U

uninstallation, 40 unneeded information, 76 User Defined Symbols tab, 51 user-defined symbols, 51

#### V

VARIABLES in GPA format, 118 version logic analysis system, 26 version, logic analysis system, 16

#### W

waveform polarity, 75 Waveform window, 74

Agilent TechnologiesDECLARATION OF CONFORMITY

According to ISO/IEC Guide 22 and CEN/CENELEC EN 45014

|                                                                                                                                                                                         | 5                                                                                                                                                                                                                                                                                                                                              | -                                                                                                                                           |                                                                                                                                                  |  |  |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| Manufacturer's Name:                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                | Agilent Technologies, Inc.                                                                                                                  |                                                                                                                                                  |  |  |
| Manufacturer's Address:                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                | 1900 Garden of the Gods Road<br>Colorado Springs, CO 80907 USA                                                                              |                                                                                                                                                  |  |  |
| Declares, th                                                                                                                                                                            | at the product                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                             |                                                                                                                                                  |  |  |
| Product                                                                                                                                                                                 | Name:                                                                                                                                                                                                                                                                                                                                          | Analysis Probe / Interposer                                                                                                                 |                                                                                                                                                  |  |  |
| Model Number(s):                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                | E8033A, E8034A, E8040A, E8042A/B (Analysis Probes)<br>E8041A, E8043A/B (Interposers)<br>E8033A/B, E8034A/B, (Base Instrument Model Numbers) |                                                                                                                                                  |  |  |
| Product                                                                                                                                                                                 | Option(s):                                                                                                                                                                                                                                                                                                                                     | This declaration covers                                                                                                                     | all options of the above product(s).                                                                                                             |  |  |
| Conforms to                                                                                                                                                                             | the following product sta                                                                                                                                                                                                                                                                                                                      | andards:                                                                                                                                    |                                                                                                                                                  |  |  |
| EMC:                                                                                                                                                                                    | Standard<br>IEC 61326-1:1997+A1:1998 / EN61326-1:1997+A1:199<br>CISPR 11:1990 / EN 55011:1991<br>IEC 61000-4-2:1995+A1:1998 / EN 61000-4-2:1995<br>IEC 61000-4-3:1995 / EN 61000-4-3:1995<br>IEC 61000-4-4:1995 / EN 61000-4-4:1995<br>IEC 61000-4-6:1996 / EN 61000-4-6:1996<br>Canada: ICES-001:1998<br>Australia/New Zealand: AS/NZS 2064.1 |                                                                                                                                             | Limit<br>8<br>Group 1, Class A <sup>[1]</sup><br>4 kV CD, 8 kV AD<br>3V/m, 80-1000 MHz<br>0.5kV signal lines, 1kV power lines<br>3V, 0.15-80 MHz |  |  |
| Safety:                                                                                                                                                                                 | IEC 61010-1:1990+A1:1992+A2:1995 / EN 61010-1:1993+A2:1995<br>Canada: CSA C22.2 No. 1010.1:1992                                                                                                                                                                                                                                                |                                                                                                                                             |                                                                                                                                                  |  |  |
| Conformity / Supplemental Information:                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                             |                                                                                                                                                  |  |  |
| The product herewith complies with the requirements of the Low Voltage Directive 73/23/EEC and the EMC Directive<br>89/336/EEC and carries the CE marking accordingly (European Union). |                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                             |                                                                                                                                                  |  |  |
| <sup>[1]</sup> This produc                                                                                                                                                              | <sup>[1]</sup> This product was tested in a typical configuration with Agilent Technologies test systems.                                                                                                                                                                                                                                      |                                                                                                                                             |                                                                                                                                                  |  |  |
|                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                | 1/ 1                                                                                                                                        | 11                                                                                                                                               |  |  |

Date: 7/20/2001

Name

KenWyatt Ken Wyatt Product Regulations Manager

For further information, please contact your local Agilent Technologies sales office, agent or distributor.

#### **Product Regulations**

| EMC    |                                                            | Performance Criteria |  |  |
|--------|------------------------------------------------------------|----------------------|--|--|
|        | IEC 61326-1:1997+A1:1998 /                                 |                      |  |  |
|        | EN 61326-1:1997+A1:1998                                    |                      |  |  |
|        | CISPR 11:1990 / EN 55011:1991                              |                      |  |  |
|        | IEC 61000-4-2:1995+A1:1998 / EN 61000-4-2:1995             | C (See Note)         |  |  |
|        | IEC 61000-4-3:1995 / EN 61000-4-3:1995                     | С                    |  |  |
|        | IEC 61000-4-4:1995 / EN 61000-4-4:1995                     | С                    |  |  |
|        | IEC 61000-4-6:1996 / EN 61000-4-6:1996                     | С                    |  |  |
|        | Canada: ICES-001:1998                                      |                      |  |  |
|        | Australia/New Zealand: AS/NZS 2064.1                       |                      |  |  |
| Safety | IEC 61010-1:1990+A1:1992+A2:1995 / EN 61010-1:1994+A2:1995 |                      |  |  |
| -      | Canada: CSA C22.2 No. 1010.1:1992                          |                      |  |  |

#### **Additional Information:**


The product herewith complies with the requirements of the Low Voltage Directive 73/23/EEC and the EMC Directive 89/336/EEC and carries the CE marking accordingly (European Union).

Performance Criteria: A PASS - Normal operation, no effect. B PASS - Temporary degradation, self-recoverable. C PASS - Temporary degradation, operator intervention required. D FAIL - Not recoverable, component damage. Note:

The input and output cable assemblies are considered to be ESD sensitive. Use standard ESD preventive practices to avoid component damage.

Sound Pressure 60 dBA Level





# Safety Notices

This apparatus has been designed and tested in accordance with IEC Publication 1010, Safety Requirements for Measuring Apparatus, and has been supplied in a safe condition. This is a Safety Class I instrument (provided with terminal for protective earthing). Before applying power, verify that the correct safety precautions are taken (see the following warnings). In addition, note the external markings on the instrument that are described under "Safety Symbols."

#### Warnings

· Before turning on the instrument, you must connect the protective earth terminal of the instrument to the protective conductor of the (mains) power cord. The mains plug shall only be inserted in a socket outlet provided with a protective earth contact. You must not negate the protective action by using an extension cord (power cable) without a protective conductor (grounding). Grounding one conductor of a two-conductor outlet is not sufficient protection.

• Only fuses with the required rated current, voltage, and specified type (normal blow, time delay, etc.) should be used. Do not use repaired fuses or shortcircuited fuseholders. To do so could cause a shock or fire hazard.

• If you energize this instrument by an auto transformer (for voltage reduction or mains isolation), the common terminal must be connected to the earth terminal of the power source.

• Whenever it is likely that the

ground protection is impaired, you must make the instrument inoperative and secure it against any unintended operation.

 Service instructions are for trained service personnel. To avoid dangerous electric shock, do not perform any service unless qualified to do so. Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

• Do not install substitute parts or perform any unauthorized modification to the instrument.

• Capacitors inside the instrument may retain a charge even if the instrument is disconnected from its source of supply.

• Do not operate the instrument in the presence of flammable gasses or fumes. Operation of any electrical instrument in such an environment constitutes a definite safety hazard.

• Do not use the instrument in a manner not specified by the manufacturer.

#### To clean the instrument

If the instrument requires cleaning: (1) Remove power from the instrument. (2) Clean the external surfaces of the instrument with a soft cloth dampened with a mixture of mild detergent and water. (3) Make sure that the instrument is completely dry before reconnecting it to a power source.

#### Safety Symbols



Instruction manual symbol: the product is marked with this symbol when it is necessary for you to refer to the instruction manual in order to protect against damage to the product.



Hazardous voltage symbol.

÷

Earth terminal symbol: Used to indicate a circuit common connected to grounded chassis.

Agilent Technologies Inc. P.O. Box 2197 1900 Garden of the Gods Road Colorado Springs, CO 80901-2197, U.S.A.

# Notices

© Agilent Technologies, Inc. 2001-2002

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Agilent Technologies, Inc. as governed by United States and international copyright laws.

#### **Manual Part Number**

E8043-97004, February 2002

#### **Print History**

E8043-97001, December 2001

Agilent Technologies, Inc. 1601 California Street Palo Alto, CA 94304 USA

#### **Restricted Rights Legend**

If software is for use in the performance of a U.S. Government prime contract or subcontract. Software is delivered and licensed as "Commercial computer software" as defined in DFAR 252.227-7014 (June 1995). or as a "commercial item" as defined in FAR 2.101(a) or as "Restricted computer software" as defined in FAR 52.227-19 (June 1987) or any equivalent agency regulation or contract clause. Use, duplication or disclosure of Software is subject to Agilent Technologies' standard commercial license terms, and non-DOD Departments and Agencies of the U.S. Government will receive no greater than Restricted Rights as defined in FAR 52.227-19(c)(1-2) (June 1987). U.S. Government users will receive no greater than Limited Rights as defined in FAR 52.227-14 (June 1987) or DFAR 252.227-7015 (b)(2) (November 1995), as applicable in any technical data.

#### **Document Warranty**

The material contained in this document is provided "as is," and is subject to being changed, without notice, in future editions. Further, to the maximum extent permitted by applicable law, Agilent disclaims all warranties, either express or implied, with regard to this manual and any information contained herein, including but not limited to the implied warranties of merchantability and fitness for a particular purpose. Agilent shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein. Should Agilent and the user have a separate written agreement with warranty terms covering the material in this document that conflict with these terms, the warranty terms in the separate agreement shall control.

#### **Technology Licenses**

The hardware and/or software described in this document are furnished under a license and may be used or copied only in accordance with the terms of such license.

#### WARNING

A WARNING notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in personal injury or death. Do not proceed beyond a WARNING

beyond a WARNING notice until the indicated conditions are fully understood and met.

#### CAUTION

A CAUTION notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in damage to the product or loss of important data. Do not proceed beyond a CAUTION notice until the indicated conditions are fully understood and met.